implementation of hardware-accelerated scalable parallel random number generators实现硬件加速的可扩展并行随机数生成器.pdfVIP

  • 4
  • 0
  • 约8.2万字
  • 约 12页
  • 2017-08-29 发布于上海
  • 举报

implementation of hardware-accelerated scalable parallel random number generators实现硬件加速的可扩展并行随机数生成器.pdf

implementation of hardware-accelerated scalable parallel random number generators实现硬件加速的可扩展并行随机数生成器

Hindawi Publishing Corporation VLSI Design Volume 2010, Article ID 930821, 11 pages doi:10.1155/2010/930821 Research Article Implementation of Hardware-Accelerated Scalable Parallel Random Number Generators JunKyu Lee,1 Gregory D. Peterson,1 Robert J. Harrison,2 and Robert J. Hinde2 1 Department of Electrical Engineering and Computer Science, University of Tennessee, Knoxville, TN 37996, USA 2 Department of Chemistry, University of Tennessee, Knoxville, TN 37996, USA Correspondence should be addressed to JunKyu Lee, jlee57@ Re

您可能关注的文档

文档评论(0)

1亿VIP精品文档

相关文档