IBM小型机硬件架构.pptVIP

  1. 1、本文档共44页,可阅读全部内容。
  2. 2、原创力文档(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。
  3. 3、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载
  4. 4、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
  5. 5、该文档为VIP文档,如果想要下载,成为VIP会员后,下载免费。
  6. 6、成为VIP后,下载本文档将扣除1次下载权益。下载后,不支持退款、换文档。如有疑问请联系我们
  7. 7、成为VIP后,您将拥有八大权益,权益包括:VIP文档下载权益、阅读免打扰、文档格式转换、高级专利检索、专属身份标志、高级客服、多端互通、版权登记。
  8. 8、VIP文档为合作方或网友上传,每下载1次, 网站将根据用户上传文档的质量评分、类型等,对文档贡献者给予高额补贴、流量扶持。如果你也想贡献VIP文档。上传文档
查看更多
IBM小型机硬件架构

* The service processor is an embedded controller running the service processor internal operating system. The service processor operating system contains specific programs and device drivers for the service processor hardware. The host interface is a 32-bit PCI-X interface connected to the Enhanced I/O Controller. The service processor is used to monitor and manage the system hardware resources and devices. The service processor offers two Ethernet 10/100 Mbps ports for connection: Both Ethernet ports are only visible to the service processor and can be used to attach the p5-550 or p5-550Q to an HMC or to access the Advanced System Management Interface (ASMI) options from a client Web browser, using the HTTP server integrated into the service processor internal operating system. Both Ethernet ports have a default IP address: – Service processor Eth0 or HMC1 port is configured as 47 with netmask – Service processor Eth1 or HMC2 port is configured as 47 with netmask * * 一个processor,相当于一个chip(芯片) * * * * * Memory Card Pair A0:是一对(一双)内存卡。每个内存卡包括两个SMI-II和4个DIMM卡。 * * * * * HMC(Hardware Management Console): 硬件平台:IBM x系列服务器  系统平台:改装后的linux系统 功能:管理P595的硬件以及较低级的软件功能 实现: 1. 将P595的BPC网口与HMC网卡进行物理网络连接 2. 将HMC配置成DHCP服务器 3. 由HMC对FSP,BPC分配IP地址并进行管理. * Processor books In the p5-590 and p5-595 systems, the POWER5+ or POWER5 processors are packaged with the L3 cache into a cost-effective multi-chip module package. The storage structure for the POWER5+ or POWER5 processors is a distributed memory architecture that provides high-memory bandwidth. Each processor can address all memory and sees a single shared memory resource. As such, two MCMs with their associated L3 cache and memory are packaged on a single processor book. The p5-590 supports up to two processor books (each book is a 16-core), and the p5-595 supports up to four processor books. Each processor book has dual MCMs containing POWER5+ or POWER5 processors and 36 MB L3 modules. Each 16-core processor book al

您可能关注的文档

文档评论(0)

pangzilva + 关注
实名认证
文档贡献者

该用户很懒,什么也没介绍

1亿VIP精品文档

相关文档