信息科学类专业英语Lesson 8 Top-down SoC Design Methodology.pptVIP

  • 6
  • 0
  • 约2.55万字
  • 约 57页
  • 2017-11-02 发布于江西
  • 举报

信息科学类专业英语Lesson 8 Top-down SoC Design Methodology.ppt

  Deep sub-micron effects complicate design closure for very large designs. Top-down hierarchical design methodology combined with physical prototyping increases design productivity and restores schedule predictability. In this paper a top-down hierarchical flow will be discussed and use of physical prototyping to predict the performance and physical characteristics of the final physical implementation will be explained. 1 Top-Down SoC Design Methodology   System-on-Chip (SoC) designs have become one of the main drivers of the semiconductor technology in recent years. Multi-million gate desig

您可能关注的文档

文档评论(0)

1亿VIP精品文档

相关文档