网站大量收购独家精品文档,联系QQ:2885784924

[工学]集成电路中的MOS场效应晶体管.ppt

  1. 1、本文档共43页,可阅读全部内容。
  2. 2、原创力文档(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。
  3. 3、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载
  4. 4、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
查看更多
[工学]集成电路中的MOS场效应晶体管

Modern Semiconductor Devices for Integrated Circuits (C. Hu) Slide 7-* Variations of FinFET Nanowire FinFET Short FinFET Tall FinFET Tall FinFET has the advantage of providing a large W and therefore large Ion while occupying a small footprint. Short FinFET has the advantage of less challenging lithography and etching. Nanowire FinFET gives the gate even more control over the silicon wire by surrounding it. Modern Semiconductor Devices for Integrated Circuits (C. Hu) Slide 7-* Source Gate Drain I-V of a Nanowire “Multi-Gate” MOSFET Modern Semiconductor Devices for Integrated Circuits (C. Hu) Slide 7-* What Parameters Determine the gds ? A larger L or smaller ld , i.e. smaller Tox, Wdep, Xj, can increase the maximum voltage gain. The cause is “Vt dependence on Vds”in short channel transistors. and Idsat is a function of Vgs-Vt (From Eq. 7.3.3, ) d l L ds T e dV dV / - = 7.9 Output Conductance Modern Semiconductor Devices for Integrated Circuits (C. Hu) Slide 7-* Channel Length Modulation For large L and Vds close to Vdsat, another mechanism may dominate gds. That is channel length modulation. Vds-Vdsat, is dissipated over a short distance next to drain, causing the “channel length” to decrease. More with increasing Vds. ΔL VdVdsat Vc=Vdsat Modern Semiconductor Devices for Integrated Circuits (C. Hu) Slide 7-* 7.10 Device and Process Simulation Device Simulation Commercially available computer simulation tools can solve all the equations presented in this book simultaneously with few or no approximations. Device simulation provides quick feedback about device design before long and expensive fabrication. Process Simulation Inputs to process simulation: lithography mask pattern, implantation dose and energy, temperatures and times for oxidization and annealing steps, etc. The process simulator generates a 2-D or 3-D structures with all the deposited or grown and etched thin films

文档评论(0)

hhuiws1482 + 关注
实名认证
内容提供者

该用户很懒,什么也没介绍

版权声明书
用户编号:5024214302000003

1亿VIP精品文档

相关文档