Digital Logical Circuit教学课件(华南理工)Experiment-d-for localstudents.pptVIP

Digital Logical Circuit教学课件(华南理工)Experiment-d-for localstudents.ppt

  1. 1、本文档共14页,可阅读全部内容。
  2. 2、原创力文档(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。
  3. 3、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载
  4. 4、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
  5. 5、该文档为VIP文档,如果想要下载,成为VIP会员后,下载免费。
  6. 6、成为VIP后,下载本文档将扣除1次下载权益。下载后,不支持退款、换文档。如有疑问请联系我们
  7. 7、成为VIP后,您将拥有八大权益,权益包括:VIP文档下载权益、阅读免打扰、文档格式转换、高级专利检索、专属身份标志、高级客服、多端互通、版权登记。
  8. 8、VIP文档为合作方或网友上传,每下载1次, 网站将根据用户上传文档的质量评分、类型等,对文档贡献者给予高额补贴、流量扶持。如果你也想贡献VIP文档。上传文档
查看更多
Experiment 4: Running Lights 1. Experiment Purpose To study the principle and methods of sequential logic circuit To be familiar with the characteristic of Counter and Shift Register To improve the design ability of students 2. Experiment ICs 74LS161: 1 ; 74LS194: 2 74LS04: 1 ; 74LS08: 2 Design task 8 lights one light is on adjacent light turn on from left to right then right to left go on forever supply the power Solution (1) 14 states in a cycle To make 74LS161 as a module 14 counter, from 0001 to 1110, so there are 14 states. 74LS194 is used to control the shift right and shift left and changed with 74LS161 synchronously. 74LS161 74LS194 0001 —— 1000 0000 0010 —— 0100 0000 0011 —— 0010 0000 0100 —— 0001 0000 0101 —— 0000 1000 0110 —— 0000 0100 0111 —— 0000 0010 1000 —— 0000 0001 1001 —— 0000 0010 1010 —— 0000 0100 1011 —— 0000 1000 1100 —— 0001 0000 1101 —— 0010 0000 1110 —— 0100 0010 0001 —— 1000 0000 Observe the first bit of 74LS161: case 0: 74LS194 shift right; 1: 74LS194 shift left ; Solution (2) To implement shift right and shift left using MSB of 74LS161 connected to S0 and S1 of 74LS194. control the number of lights turned on Solution (3) The state of 0000 only appears when 74LS161’s power is supplied because the device will clear itself at this time. Finally, there is only one light turned on and it moves from left side to right and so on. the device only input 1 at the state of 0000 which will never appear in the future because the module is 14. If we connect the input pin of shift right DSR with the output of an AND gate whose input are complement of four outputs of 74LS161 Experiment ICs 74LS161: a synchronous 4-bit binary counter with active-low load and clear inputs . Experiment ICs 74LS194: an MSI 4-bit bidirection, parallel-in,par

文档评论(0)

1243595614 + 关注
实名认证
文档贡献者

文档有任何问题,请私信留言,会第一时间解决。

版权声明书
用户编号:7043023136000000

1亿VIP精品文档

相关文档