[信息与通信]嵌入式系统架软体设计.ppt

  1. 1、原创力文档(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。。
  2. 2、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载
  3. 3、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
查看更多
[信息与通信]嵌入式系统架软体设计

嵌入式系统架构软体设计 嵌入式系统架构软体设计 ---using ARM Day #3,#4,#5 Modules Outline 课程介绍 Day #3 Simple RISC Assembly Language ARM Assembly Language ARM Development Suite 使用练习 Day #4 Arm Instruction set Important ASM Programming Skills ARM/THUMB/C Interworking Day #5 ARM Exception Handler Build ARM ROM Image Use NET-Start! ucLinux BSP 嵌入式系统产品设计流程概观 ARM system-on-chip Architecture, 2nd ed. ARM architecture reference manual, 2nd ed. ARM Development Suite-Getting Started ARM Development Suite-Developer Guide ARM Development Suite-Assembler Guide / 2002嵌入式系统开发经验 Building powerful platform with Windows CE Software Engineering, A practitioner’s Approach 3rd ed. Professional Symbian Programming 嵌入式系统架构软体设计 ---using ARM Module #3-1: Simple RISC Assembly Concept RISC精简指令集vs.CISC复杂指令集 Hardware instruction decode logic Pipeline execution Single execution MUO 一个简单的处理器 MUO指令集与资料路径 指令执行范例 运算范例 C function: Main() { C=A+B; } 练习: MUO微处理器的运算 0x100 LDA 0x100 0x002 SUB 0x104 0x004 STO 0x100 0x006 JNE 0x000 0x008 STP 嵌入式系统架构软体设计 ---using ARM Module #3-2: ARM Assembly Language ARM7TDMI资料流 e.g.r3:=r4+(r4,,2) ADD r3,r4,r4,LSL#2 A bus B bus ARM 的暂存器 30 general-purpose, 32 bits registers 1 Program Counter (PC) 1 Current Program Status Register (CPSR) 5 Saved Program Status Registers (SPSR) Program Status Register CPSR: Currrent Program Status Regiter SPSR: Saved Program Status Register Program counter –R15 ARM state: All ARM instructions are four bytes long (one 32-bit word) and are always aligned on a word boundary. The PC value is stored in bits [31:2] with bits [1:0] undefined. In Thumb state: All instructions are 16 bits wide, and halfword aligned The PC value is stored in bits[31:1] with bits [0] undefined. In Jazelle state: All instructions are 8 bits wide. The processor performs a word access to read 4 instructions at once. Link Register –R14 Register 14 is the Link Register (LR). This register holds the address

您可能关注的文档

文档评论(0)

138****7331 + 关注
实名认证
内容提供者

该用户很懒,什么也没介绍

1亿VIP精品文档

相关文档