- 1、原创力文档(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。。
- 2、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载。
- 3、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
- 4、该文档为VIP文档,如果想要下载,成为VIP会员后,下载免费。
- 5、成为VIP后,下载本文档将扣除1次下载权益。下载后,不支持退款、换文档。如有疑问请联系我们。
- 6、成为VIP后,您将拥有八大权益,权益包括:VIP文档下载权益、阅读免打扰、文档格式转换、高级专利检索、专属身份标志、高级客服、多端互通、版权登记。
- 7、VIP文档为合作方或网友上传,每下载1次, 网站将根据用户上传文档的质量评分、类型等,对文档贡献者给予高额补贴、流量扶持。如果你也想贡献VIP文档。上传文档
查看更多
基于fpga的uart接口设计与实现-集成电路工程专业论文
研究生优秀毕业论文
AbstractAbstract
Abstract
Abstract
With the rapid development of EDA technology,The FPGA is widely used by the designer because ofsimplify ofprogramming language and better flexibility and super ability of parallel computing.In practical application of FPGA,data need transfer between the FPGA and PC.But now FPGA chip has not the function module of asynchronous serial communication in the chip’S internal.Using UART chips can solve this problem,But there are a number of deficiencies in the use process,such as the poor portability,the data transmission speed is slow,more pins and SO on,and tile range of UART chip application is limited,Therefore,this paper design all UART function interface,which is based FPGA.
The design is based on tile platfonn of Quartus II 1 2.0 in this paper,and using the design method of top-down.Tile bottom of tile sub module is respectively the module of baud rate,tile module of start bit detection,tile module of FIFO.sending module.and receiving module.Ill addition,the module of receiving interface and sending interface function encapsulation to receiving module and sending module. Tile main purpose of this design is to ensure the receiving module and sending module can be better to be used under different conditions.Tiffs paper does not use tile method of state machine in the design of sending module and receiving module. using tile write nlethod is similar to C language.It can not only improve the readability of the module.but also reflect the characteristic of FPGA timing.The design of each model contains functional analysis and code,and they are ok under the simulation of the Modelsim.Finally,in order to ensure that the design of the UART nlodule call be used,tile receiving interface module and the sending module of the bit·flow information are downloaded to tile development board to test of board level.
Through tile simulation and tile test of board level can be explained.the function of UART module is designed to meet tile us
您可能关注的文档
- 基于fpga的遗传算法在交通控制中的应用-微电子学与固体电子学专业论文.docx
- 基于cti语音卡技术的养老金及社保客户语音通知系统的设计与实现-软件工程专业论文.docx
- 基于arm的通用仪表显示组态软件平台的设计-信号与信息处理专业论文.docx
- 基于3d信道的多用户mimo传输技术研究-通信与信息系统专业论文.docx
- 基于cookie的数字标签的制作与应用-电子与通信工程专业论文.docx
- 基于.net平台的三甲医院营养科管理信息系统的构建-交通信息工程及控制专业论文.docx
- 基于cuins量子点的多功能纳米探针及其肿瘤影像诊断应用-材料科学与工程专业论文.docx
- 基于ceo领导行为和高管团队特征的企业创新战略导向研究-企业管理专业论文.docx
- 基于bp神经网络的服装号型推荐方法研究-服装设计与工程专业论文.docx
- 基于cuda的裂纹检测算法的实现与优化-软件工程专业论文.docx
文档评论(0)