东南大学计算结构POC报告.docxVIP

Computer Organization and Architecture COURSE DESIGN NAME STUDENT NUMBER COURSE Computer Organization and Architecture Course Design PROJECT A Parallel Output Controller Basing On Verilog HDL SOFTWARE PLATFORM ISE 14.1 DATE MAR.17.2014 1. Purpose (1) To design and simulate a parallel output con