美信 MAX96716A 数据手册datasheet.pdf

  1. 1、本文档共70页,可阅读全部内容。
  2. 2、原创力文档(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。
  3. 3、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载
  4. 4、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
查看更多
MAXIM INTEGRATED CONFIDENTIAL/DISTRIBUTE ONLY UNDER NDA Click here for production status of specific part numbers. MAX96716A Dual GMSL2 to CSI-2 Deserializer General Description Benefits and Features The MAX96716A converts dual GMSL2 serial inputs to MIPI ● Dual Four-Lane D-PHY or Dual Two-Lane C-PHY CSI-2. The MAX96716A also transmits and receives side- MIPI CSI-2 v1.3 Output Ports channel data, enabling full-duplex transmission of forward • Aggregation and Replication Functions path video and bidirectional control data over low-cost 50Ω • 16 Virtual Channel Support coax or 100Ω STP cables which meet the GMSL2 channel • Supports RAW8/10/12/14/16/20, RGB565/666/888, specification. The GMSL2 serial link operates at fixed rate of YUV422 8/10-bit, User Defined and Generic Long 6Gbps or 3Gbps in the forward direction and 187.5Mbps in Packet Data Types reverse direction. ● Advanced MIPI D-PHY v1.2 Transmitters The serial inputs operate independently, allowing video l • 80Mbs - 2.5Gbps per Lane with different timing and resolution to be received on each • Polarity Flip and Data-Lane Re-assignment input. Ia ● Advanced MIPI C-PHY v1.0 Transmitters J Video data from both inputs can be aggregated for output • 182Mbps - 5.7Gbps per Lane iDr on a single CSI-2 port or replicated on a second port for ● Multiple GMSL2

文档评论(0)

lihonghua36 + 关注
实名认证
内容提供者

专注于嵌入式领域软件开发

1亿VIP精品文档

相关文档