fpga数字集成电路设计实验2018下学期lab11.pdfVIP

Vivado Design Flow （Zybo ） Introduction This lab guides you through the process of using Viva DE to create a simple HDL design targeting the ZedBoard and the Zybo. You will simulate, synthesize, and implement the design with default settings. Finally, you will