eda实验5答案-触发器的vhdl描述.doc

libraryieee;

useieee.std_logic_1164.all;

entitytryis

port(j,k,clk,rd,sd:instd_logic;

q,nq:bufferstd_logic);

end;

architecturebehaveoftryis

begin

process(j,k,clk,rd,sd)variableq_r,nq_r:std_logic;

begin

if(clkeventandclk=1andrd=1andsd=1)then

if(j=0)and(k=1)then

q_r:

文档评论(0)

1亿VIP精品文档

相关文档