- 1、本文档共8页,可阅读全部内容。
- 2、原创力文档(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。
- 3、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载。
- 4、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
查看更多
外文资料翻译
ATMEL Corporation AT89C2051 is a U.S. production of low-voltage, high-performance CMOS 8-bit microcontroller, on-chip contains 2k bytes that can be repeatedly rewritable read-only program memory (PEROM) and 128 bytes of random access data memory (RAM), devices ATMEL companys high-density nonvolatile memory technology production, compatible with the standard MCS-5l instruction, on-chip built-in general-purpose 8-bit CPU, and Flash memory modules and powerful. AT89C2051 microcontroller can provide you with many high-cost-effective applications.[15]
Features
? Compatible with MCS?-51Products
? 2K Bytes of Reprogrammable Flash Memory – Endurance: 10,000 Write/Erase Cycles
? 2.7V to 6V Operating Range
? Fully Static Operation: 0 Hz to 24 MHz ? Two-level Program Memory Lock
? 128 x 8-bit Internal RAM
? 15 Programmable I/O Lines
? Two 16-bit Timer/Counters
? Six Interrupt Sources
? Programmable Serial UART Channel
? Direct LED Drive Outputs
? On-chip Analog Comparator
? Low-power Idle and Power-down Modes
? Green (Pb/Halide-free) Packaging Option Description
The AT89C2051 is a low-voltage, high-performance CMOS 8-bit microcomputer with 2K bytes of Flash programmable and erasable read-only memory (PEROM). The device is manufactured using Atmel’s high-density nonvolatile memory technology and is compatible with the industry-standard MCS-51 instruction set. By combining a versatile 8-bit CPU with Flash on a monolithic chip, the Atmel AT89C2051 is a power-ful microcomputer which provides a highly-flexible and cost-effective solution to many embedded control applications. The AT89C2051 provides the following standard features: 2K bytes of Flash, 128 bytes of RAM, 15 I/O lines, two 16-bit timer/counters, a five vector two-level interrupt architecture, a full duplex serial port, a precision analog comparator, on-chip oscillator and clock circuitry. In addition, the AT89C2051 is designed with static logic for opera-tion down to zero frequency and supports two
您可能关注的文档
- 最新关于生物质预处理探究外文翻译.doc
- (减速器箱体)铸造工艺设计毕业论文.doc
- 6层培训楼毕业设计计算书.doc
- HPLC同时测定了哥王中4种香豆素的含量毕业论文.doc
- JAVA学习过程外文翻译.doc
- Listening Practice Design & Learners’ Interest-----英语专业毕业论文.doc
- MOSFET的击穿特性的研究论文.doc
- OPA600CM外文翻译.doc
- SPI指数对天山北坡农林牧植被干旱特征分析论文.doc
- xX县设施蔬菜产业发展现状及趋势分析论文.doc
- 行政管理体系结构试题及答案.docx
- 吉林省长春市东北师范大学附属中学2024-2025学年高三下学期第四次模拟考试数学试题.docx
- 蓝色经济区2025年海洋科技创新与产业政策环境优化报告.docx
- 2025年全民健身设施布局优化与体育产业融资渠道拓展研究报告.docx
- 保健食品法律法规培训试题及答案.doc
- 蓝色经济区2025年海洋科技创新与产业协同创新体系建设规划报告.docx
- 2025年海洋文化旅游产业资源整合与品牌建设:旅游产品创新与品牌竞争力提升研究.docx
- 生鲜电商冷链配送技术创新:2025年在线生鲜电商平台物流升级.docx
- 行政管理体系试题及答案推荐.docx
- 2025年生物质能分布式能源系统在城市能源系统中的能源供应与消费结构优化报告.docx
最近下载
- (6篇)护林员业务培训班领导讲话.pdf VIP
- Public Opinion-李普曼《公众舆论》英文原版.doc
- 化学_年产1亿片盐酸二甲双胍缓释片生产工艺设计.docx
- 城市社区公共卫生服务绩效管理研究——以常州市为案例.pdf
- 纪金莲版税法 第7章 财产类税法 课件.pptx
- (新课标)新高教版中职(英语2 基础模块)Unit 7 Invention and Innovation 《Reading and Writing》说课稿.doc
- 纪金莲版税法 第4章 关税法 课件.pptx
- 纪金莲版税法 第8章 资源类税法 课件.pptx
- 大体积混凝土施工培训课件.pptx
- 纪金莲版税法 第9章 行为目的类税法 课件.pptx
文档评论(0)