- 1、本文档共3页,可阅读全部内容。
- 2、原创力文档(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。
- 3、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载。
- 4、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
- 5、该文档为VIP文档,如果想要下载,成为VIP会员后,下载免费。
- 6、成为VIP后,下载本文档将扣除1次下载权益。下载后,不支持退款、换文档。如有疑问请联系我们。
- 7、成为VIP后,您将拥有八大权益,权益包括:VIP文档下载权益、阅读免打扰、文档格式转换、高级专利检索、专属身份标志、高级客服、多端互通、版权登记。
- 8、VIP文档为合作方或网友上传,每下载1次, 网站将根据用户上传文档的质量评分、类型等,对文档贡献者给予高额补贴、流量扶持。如果你也想贡献VIP文档。上传文档
查看更多
SIGGSP Low-Power Circuit Techniques for iSensors.doc
SIGGSP: Low-Power Circuit Techniques for iSensors
Monthly Report (October 7, 2013)
Team Members
NTU PI: Tsung-Hsien Lin
Students: Chang-Hsiang Weng (PhD), Tzu-An Wei (MS), Yi-Chu Chen (MS)
Intel Champions: Chang-Tsung Fu and Erkan Alpman
Discussion with Intel Champions
Conference calls on Sep. 27, 2013, 8:30 ~ 9:30 AM, Taipei time. Discussion topics: (1) investigate the technique of dynamic element matching; (2) chip measurement preparation; (3) discuss wireless transmitter architectures (Cartesian, Polar, Outpahsing) and non-linear type power amplifier for WLAN application; (4) introduce inverse Class-D power amplifier for outphasing architecture.
Progress
Since there is no shaping for feedback signal, the non-linearity of a multi-bit DAC will induce harmonic tones. Here, we use DAC with 1% gradient variation to model the mismatch; the simulation results are shown in Figure 1. The purple line is without DAC mismatch (ideal case). When DAC mismatch is added, not only the harmonic tones but also the in-band noise floor is increased. After applying the data-weighted-averaging (DWA), the harmonic tones and the noise floor is reduced. From the result, we can conclude that applying the DWA can help to increase not only SNDR but also SNR considering the mismatch of DAC.
Figure 1. The effect of DAC mismatch and DWA
We have completed the PCB layout and its implementation as shown in the Figure 2. The chip is packaged with 48 pins.
Figure 2. PCB implementation for CTDSM chip testing
Inverse Class-D power amplifier has zero voltage switching (ZVS) feature, less passive components, inherent differential, compared to the conventional Class-D, the Class-E, the Class-F power amplifier. Furthermore, the inverse Class-D is also suitable for power combination to implement high output power with high efficiency transmitter for wireless applications.
Figure 3. (a) Inverse Class-D power amplifier; (b) Inverse Class-D power amplifier
with transformer-based power combiner.
Bri
文档评论(0)