一种应用于LCD驱动电路降压型DC-DC变换器设计.pdf

A b str a e t A b s tra C t Wi th the d ev eloP m ent o f the d isP lay m on itor，the P ow er IC s for L C D 15 in g reat d em an d . In ord er to m eet the m ark ct requ irme ent，a P W M eonrt o lled steP 一d own D C 一D C con v erter 15 d esign ed in this the sis. It 15 b ased on U M C 0 .6 卿 B C D Proeess.Wi th wide iPn ut voltage range from 4.5V to 28V，an outPut voltage down to 3 .3V ean b e g en erated . A n intem al lin ear regu lator P rov id es th e suP P ly v o ltag e for the w lio le ehiP . Th e low- eo st，allN 一ch ann el，syn eh ro n ou s toP o lo gy en ab les o P eration w ith effi eien ey a s h igh a s 9 3% . ft u ses a eurr ent一m o d e eonrt o l architeetUr e ，P rov id in g fast lo ad tran sient resP on se an d ea sy eom P en sati on . A n ov el cu rrent一l而 it eircu it 认七ich carry ln g the P S M fun ction ean P roteet the P owe r suP P lies ag ani st fau it co n d ition s. Fuxth亡~ re，high frequency (250比 2 or 500kH z selectab le) allow s easy filtering and fas ter lo oP P erform an ee. S o ft一start ean l加 it inur sh cu rreni du rin g startoP . T h iS eonv erte r ean oP erat e in the tem P erattire rna g e from 一4 0 oC to 8 5 oC . It 15 we ll sulted for L C D M onitor and T V apPlieationsr以nn ing dri eetly from A C 心C w alladap俪 5. hi 而 5 thesis，basie Prni eiPles and some key Points of the buck Powe r stage we re g iv en fri stly. Th en ，the wh o le chi P d lag ram w as P roP o sed ac eord in g to the d esign sPeeifieation an