基于FPGA的奇偶分频器的设计与实现创新.docVIP

  • 8
  • 0
  • 约1.88万字
  • 约 45页
  • 2016-02-25 发布于湖北
  • 举报

基于FPGA的奇偶分频器的设计与实现创新.doc

基于FPGA的奇偶分频器的设计与实现创新.doc

内蒙古科技大学 本科生毕业设计说明书(毕业论文) 题 目:基于FPGA的奇偶分频器的设计与实现 学生姓名: 学 号: 专 业:电子信息工程 班 级:电信10-1班 指导教师: 基于FPGA的奇偶分频器的设计与实现 摘 要 关键词:; Design and implementation of FPGA-based parity divider Abstract Divider as a basic digital circuits, widely used in a variety of complex logic circuit design, the FPGA chip, although able to own a part of our phase-locked loop to produce the desired frequency, but using VHDL language divide from the same clock frequency is more convenient and efficient to generate multiple needs, while able to achieve synchronization signal, and therefore, the divider is widely

文档评论(0)

1亿VIP精品文档

相关文档