- 1、原创力文档(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。。
- 2、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载。
- 3、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
查看更多
SystemInterconnectionDesignTradeoffsinThreeDimensional(3D)IntegratedCircuits研讨
* * * * * * * From the design methodology we estimated that Ha=104 is the optimum value for delay balancing. With that Ha, energy saving is 8%. Delta_Ttrad=168 ps, Delta_Tsmrt=148 ps * * * * * * * * It is important to being able to decide the implementation style at the early in the design phase. 80% of product cost is determined by the first 20% of design cycle. * * * * * * * * * * * * * * * * * * * RW, December, 2008 * Trade-off Parameters Area (Footprint) Worst-Case Delay Yield Cost Temperature Source: Chip Area, Technology Fusion, Mixed-Signal Integration Wafer, Packaging, Testing, Rework and Repair RW, December, 2008 * Chip/Module Cost Model Flow Gate Count Technology Parameters Die Area Bare Die Cost Test, Package Cost Chip Cost Substrate Cost Assemble (Cost, yield) Test (Cost, Yield) Repair (Cost, Yield) Detailed models and flow is described in Chapter 5. RW, December, 2008 * Performance – Latency ? L=0.12μm Wires in SoC: small and resistive SoP: fat and low resistive (LC transmission lines) 3D : shorter in length, direct vertical communication Performance of SoC is not necessarily better ? RW, December, 2008 * Chip/Package Temperature Model Thermal integrity is a critical issue for even conventional chips because the system reliability is strongly dependent on the temperature. Assuming the heat dissipates through the Silicon substrate, the average die temperature can be usually described If the same assumption is made that the die size is much larger than its thickness, the maximum temperature in a 3D-IC Source: Mahajan et al. Cooling a Microprocessor Chip, Proceedings of the IEEE T3DTmax ? Insert T-vias Done! yes no RW, December, 2008 * Case Studies Mobile Terminal 128Mb DRAM, 300K logic and 500K ASIC 2mm2 analog/RF, and CMOS image sensor (8 Megapixel, and pixel size 1.75 ?m X 1.75 ?m) Areas in mm2: ASIC uP DRAM Image Sensor Analog/RF 0.750 0.644 5.44 24.5 2 Wireless Sensor 2Mbit DRAM, 300K logic, and 500K ASIC, 2mm2 analog/RF, and Sensor
文档评论(0)