版图设计实验技巧.docxVIP

  1. 1、原创力文档(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。。
  2. 2、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载
  3. 3、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
  4. 4、该文档为VIP文档,如果想要下载,成为VIP会员后,下载免费。
  5. 5、成为VIP后,下载本文档将扣除1次下载权益。下载后,不支持退款、换文档。如有疑问请联系我们
  6. 6、成为VIP后,您将拥有八大权益,权益包括:VIP文档下载权益、阅读免打扰、文档格式转换、高级专利检索、专属身份标志、高级客服、多端互通、版权登记。
  7. 7、VIP文档为合作方或网友上传,每下载1次, 网站将根据用户上传文档的质量评分、类型等,对文档贡献者给予高额补贴、流量扶持。如果你也想贡献VIP文档。上传文档
查看更多
版图设计实验报告 课程名称: 集成电路版图设计 姓 名: 学 号; 专 业; 电子科学与技术 教 师; 老 师 目录 实验目的·············································································································3 实验步骤·············································································································4 1,搭建环境···································································································· 2,运用ic6151··························································································· 3,作图··········································································································· 4,Run DRC·························································································· 5,画原理图··························································································· 6,Run LVS········································································································ 实验总结················································································································· (一)实验目的 1、熟悉Linux系统基本命令并学会使用; 2、掌握使用Cadence Virtuoso版图编辑软件进行模拟IC版图布局设计; 3、Cadence-Virtuoso Layout Editor是一种基于Linux系统的EDA工具; (1)熟练使用快捷键; R;画矩形, ESC;取消任务, delete;除去、 U;撤销, shift + f;变繁体 k;测距离 C;复制, s;改变形状 p;双沟道 L创建标识等等; (2) 画线和贴片; 横----A2 纵----A1 M1-M2 4、学会用Cadence搭建网表即如何构建电路,并对电路图进行检查和验证; 5、为了从电路图提取网表,用于后续layout的LVS检查验证做准备; 6、学习对电路模块的认识。 (二)实验步骤 1、搭建环境 熟练运用Cadence-Virtuoso Layout Editor 建立一个1240720222的工程与老师一起画电流镜,还有差分电路。 3、画出 拿到画的图的原型,创立了自己的project,以text命名文件名,分析发下来的电路图,找到差分电路和电流镜, 并且在头脑里构思版图的构造设计,怎么样才能更加的合适,线与线之间为0.7、线宽为1.15、画井的距离为0.4---0.6。 还有规划背栅的大小等等。 4、Run DRC 出现的错误比较多 线与线之间的距离还有部分没有注意,特别是线与焊盘之间的距离特别容易出错,并且没有注意到栅极层与其焊盘之间的距离容易出错 还有开始规划出来的背栅太小,后期???大麻烦 各个

文档评论(0)

花仙子 + 关注
实名认证
文档贡献者

该用户很懒,什么也没介绍

1亿VIP精品文档

相关文档