- 1、本文档共15页,可阅读全部内容。
- 2、原创力文档(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。
- 3、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载。
- 4、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
查看更多
Digital Spectrum Analyzer
本科生毕业设计(论文)外文翻译
毕业设计题目:基于FPGA的数字式频谱分析仪的设计学 院: 信息科学与工程学院
专业班级: 电子信息工程 班
学生姓名:
指导教师: 于海雁
Figure 1. The system’s general design
3.Main Techniques
3.1 FFT Based on Digital Down Converting This is the most important theory as well as the highlight in all the system. With the fast development of A/D converting and DSP technique, the FFT based on digital down converting can solve many problems that traditional FFT has such as being short of memory.3.2 DDS The swept-frequency signal generator based on DDS technique consists of a reference frequency source, a phase accumulator, a RAM used to store the sine sampling points, a D/A converter and a low pass filter. We set the frequency of the reference frequency source as and the counter capacity of the phase accumulator as (N is the digit of the accumulator). If the frequency word is M, then the frequency of the DDS system抯 output signal is , and the resolution is. In order to output signal with bandwidth in 0~5MHz but the low pass filter is limited , so we set as 200MHz and the phase accumulator抯 byte width as 32. The accumulator抯 high 10 bits is used as the ROM 抯 address to read the wave graph(one sine wave period is sampled 1024 points). Moreover we also set the frequency word as 32 bits.
4. Hardware Design
4.1 AGC circuit
In order to satisfy the A/D sampling we should add AGC circuit. In this system we cho ose AD company抯 AD603 as the AGC circuit抯 main chip. This chip is a low noise, voltage controled linear gain amplifier and it is widely used.
The AGC circuit is shown as below in figure 2:
Figure 2. AGC Circuit
4.2 AD Converting Circuit In this system we choose TI抯 ADS2806 as our A/D converter. It is a 12-bit A/D converter. Its SFDR is 73dB, SNR is 66dB, and sampling rate is 32Msps. ADS2806 circuit is shown in figure 3 as below.
w
Figure 3. ADS2806 circuit
4.3 FPGA and Its Peripheral Interface
The F
您可能关注的文档
最近下载
- 数字经济赋能扬州旅游产业发展研究.docx VIP
- 古诗词诵读 《客至》 课件(共26张PPT)统编版高中语文选择性必修下册.pptx VIP
- 人形机器人项目可行性报告(范文参考).docx
- 2024年陕西国防工业职业技术学院单招职业技能测试题库(考试直接用).docx VIP
- 江苏省机动车检测授权签字人考核试卷(C卷含答案).doc
- 大学英语六级(CET-6)历年真题大全【90-07年37套】.pdf
- 大数据 数据治理实施指南.pdf VIP
- 矿运车辆安全培训课件.pptx
- 第四课《PowerPoint2010的动画设置》精品课件.pptx VIP
- 机电一体化测试题含答案300题 .pdf VIP
文档评论(0)