quartusII设计16位加法器.docVIP

  • 210
  • 0
  • 约7.14千字
  • 约 6页
  • 2016-08-28 发布于河南
  • 举报
quartusII设计16位加法器

Exercise 1a Objectives: Build a 16-bit adder using the ‘+’ operator Practice coding ENTITY-ARCHITECTURE structure See the effect of libraries references on compilation Step 1: Unzip the exercise files and open a Quartus II project Unzip the lab project files, if necessary. In an Windows Explorer window, go to the directory C:\altera_trn\VHDL. (If you see a subfolder already there named Introduction_to_VHDL_91, please delete.) Double-click the executable file named Introduction_to_VHDL_9_1_v1.exe found in the C:\altera_trn\VHDL directory. If you still cannot find this directory or file

文档评论(0)

1亿VIP精品文档

相关文档