原创力文档- 1、原创力文档（book118）网站文档一经付费（服务费），不意味着购买了该文档的版权，仅供个人/单位学习、研究之用，不得用于商业用途，未经授权，严禁复制、发行、汇编、翻译或者网络传播等，侵权必究。。
- 2、本站所有内容均由合作方或网友上传，本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺！文档内容仅供研究参考，付费前请自行鉴别。如您付费，意味着您自己接受本站规则且自行承担风险，本站不退款、不进行额外附加服务；查看《如何避免下载的几个坑》。如果您已付费下载过本站文档，您可以点击 这里二次下载。
- 3、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等，请点击“版权申诉”（推荐），也可以打举报电话：400-050-0827(电话支持时间：9:00-18:30)。
- 4、该文档为VIP文档，如果想要下载，成为VIP会员后，下载免费。
- 5、成为VIP后，下载本文档将扣除1次下载权益。下载后，不支持退款、换文档。如有疑问请联系我们。
- 6、成为VIP后，您将拥有八大权益，权益包括：VIP文档下载权益、阅读免打扰、文档格式转换、高级专利检索、专属身份标志、高级客服、多端互通、版权登记。
- 7、VIP文档为合作方或网友上传，每下载1次， 网站将根据用户上传文档的质量评分、类型等，对文档贡献者给予高额补贴、流量扶持。如果你也想贡献VIP文档。上传文档
查看更多
Low Power Design of Pipelined ADC for Power Line Baseband Communication.doc
Low Power Design of Pipelined ADC for Power Line Baseband Communication Abstract：This paper presents a 10bit 5MS/s pipelined analog-to-digital converter（ADC）for single carrier power line communication transceiver.It’s a low-power method by using switched op amp technique，and proposes the switch capacitor（SC）bias circuitry to solve the startup issue of the current bias.Two common-mode feedback networks are employed to solve the problem of common-mode stability.Removes the sample and hold circuitry（SHA）to further reduce power consumption.Simulation result shows that the proposed ADC achieves 9.6 ENOB，75.8dB SFDR.The power consumption is 0.6 mA for 1.8V supply voltage. Index Terms：Pipelined ADC；switched op amp；switch capacitor bias；SHA-less 1.Introduction The proposed pipelined ADC is used in single carrier power line communication system.The carrier frequency is 132 KHz and maximum sampling frequency should be supported to 5 MHz .Recently，low-power pipelined ADC design is mainly focused on the following aspects：sample and hold circuit removing technique[1]，op amp sharing[2]，digital background calibration[3].Sample and hold circuit removing configuration is suitable for low frequency application.Digital background calibration technique is useful for high-speed，high resolution and deep submicron process，such as 65 nm[3].For180nm process，as well as low-speed，medium-accuracy pipelined ADC，the power consumed by the digital calibration section is more than the power reduced by relaxing the requirements of analog parts.Op amplifier sharing technology can reduce power consumption and area，but the reduction is limited.Take 2.5bit pre stage for example，in order to achieve the best noise and the power consumption requirements，the sampling capacitance size of adjacent to op amp is reduced four times，so is the power consumption[4].On the other hand，the op amp should be designed in accordance with the requirements of the first stage.Reduced power consumption is?just 25% of the powe
文档评论（0）