Development of Bondgraph Models for Power Electronic Systems.ppt

Development of Bondgraph Models for Power Electronic Systems.ppt

  1. 1、原创力文档(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。。
  2. 2、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载
  3. 3、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
查看更多
Development of Bondgraph Models for Power Electronic Systems

Multilevel inverters Topologies Inverter topologies cascading two level inverters Inverter topologies with open-end IM drive Inverter topologies with asymmetric DC link voltages Multilevel inverter topologies for common mode voltage elimination Two-level inverter scheme with common mode voltage elimination Higher level of multilevel inverter scheme DC-link capacitor voltage balancing winding induction motor drive Three-level structure with single power supply PWM signal generation for multilevel inverter A Space Phasor Based Self Adaptive Current Hysteresis Controller Multi-phase (six-phase) and multi motor drive Sensorless control scheme for IM drive 12-sided polygonal voltage space phasor generation. PWM inverters generate high frequency, high amplitude common mode voltages, which induces ‘shaft voltage’ on the rotor side When the induced shaft voltage exceeds the breakdown voltage of the lubricant in the bearings, result in large bearing currents Problems associated: erosion of the bearing material, premature mechanical failure of bearings leading to motor failure, increase in total leakage current through the ground conductor resulting into increased conducted EMI and false tripping of relays PWM inverters which do not generate common mode voltage are suggested as a solution to the above problems A three – level inverter scheme based on open-end winding configuration is proposed, which, uses only half the DC link voltage, compared to the scheme based on conventional NPC inverter The proposed scheme generates the three-level voltage waveforms across the motor phases with Zero common mode voltage in the motor phase voltage Zero common mode voltage in the pole voltage Balancing of the DC Link capacitor voltages after the controller is disabled for small interval, inner layer operation VC1 VC2 Balancing of the DC Link capacitor voltages after the controller is disabled for small interval, outer layer operation VC1 VC2 The DC link voltages and machine phase current

文档评论(0)

peain + 关注
实名认证
内容提供者

该用户很懒,什么也没介绍

1亿VIP精品文档

相关文档