Renesas RL78-G1C 16位超低功耗MCU入门开发方案.docx

Renesas RL78-G1C 16位超低功耗MCU入门开发方案.docx

  1. 1、本文档共13页,可阅读全部内容。
  2. 2、原创力文档(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。
  3. 3、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载
  4. 4、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
查看更多
RenesasRL78-G1C16位超低功耗MCU入门开发方案RenesasRL78-G1C16位超低功耗MCU入门开发方案

Renesas RL78-G1C 16位超低功耗MCU入门开发方案关键字:MCU,工业控制,马达控制,消费类电子,家用电器,医疗电子Renesas公司的RL78/G1C是16位超低功耗MCU,工作电压2.4V-5.5V, RL78 24 MHz (31 DMIPS)内核,工作时功耗71 μA/MHz.器件还集成了精度±1%振荡器,USB 2.0全速接口以及其多种通信接口,主要用在工业和办公设备,马达控制,消费类电子,家用电器和医疗电子等.本文介绍了RL78/G1C主要特性,32引脚和48引脚框图, RL78/G1C入门评估板主要特性,框图,电路图和PCB元件布局图.The new RL78 family inherits the strengths of the R8C and 78K microcontroller families. It enables customers to build compact and energy-efficient systems at lower cost.It also provides peace of mind, because users of R8C and 78K microcontrollers can make use of their existing software resources.The RL78 family combines the reliability and proven track record of the R8C family with the low power consumption of the 78K family.The RL78 family supports the full range of requirements of low-end microcontroller customers.Product Overview:RL78 24 MHz (31 DMIPS) core(±1%) on-chip oscillator (accurate over operating temperature)USB 2.0 Full speed interface, compliant with battery charging specification 1.22.4V to 5.5V operationSmall package options: 32-pin WQFN (5 x 5 mm), 48-pin WQFN (7 x 7 mm)Applications: Industrial and office equipment, home appliances, healthcare and consumer electronicsRL78/G1C主要特性:Ultra-Low Power Technology? 2.4 V to 5.5 V operation from a single supply? Stop (RAM retained): 0.23 μA, (LVD enabled): 0.31 μA? Halt (RTC + LVD): 0.57 μA? Supports snooze? Operating: 71 μA/MHz16-bit RL78 CPU Core? Delivers 31 DMIPS at maximum operating frequency of 24 MHz? Instruction Execution: 86% of instructions can be executed in 1 to 2 clock cycles? CISC Architecture (Harvard) with 3-stage pipeline? Multiply Signed Unsigned: 16 x 16 to 32-bit result in 1 clock cycle? MAC: 16 x 16 to 32-bit result in 2 clock cycles? 16-bit barrel shifter for shift rotate in 1 clock cycle? 1-wire on-chip debug functionCode Flash Memory? Density: 32 KB? Block size: 1 KB? On-chip single voltage flash memory with protection from block erase/writing? Self-programming with secure boot swap function and flash

文档评论(0)

cxiongxchunj + 关注
实名认证
内容提供者

该用户很懒,什么也没介绍

1亿VIP精品文档

相关文档