光纤协议仲裁环Arbitrated Loop.pptVIP

  1. 1、原创力文档(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。。
  2. 2、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载
  3. 3、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
  4. 4、该文档为VIP文档,如果想要下载,成为VIP会员后,下载免费。
  5. 5、成为VIP后,下载本文档将扣除1次下载权益。下载后,不支持退款、换文档。如有疑问请联系我们
  6. 6、成为VIP后,您将拥有八大权益,权益包括:VIP文档下载权益、阅读免打扰、文档格式转换、高级专利检索、专属身份标志、高级客服、多端互通、版权登记。
  7. 7、VIP文档为合作方或网友上传,每下载1次, 网站将根据用户上传文档的质量评分、类型等,对文档贡献者给予高额补贴、流量扶持。如果你也想贡献VIP文档。上传文档
查看更多
光纤协议仲裁环Arbitrated Loop

* Device 1 Device 2 Device 4 Device 3 ARBITRATED LOOP Continual Idle frame is sent around the loop Idle frame Device 1 Device 2 Device 4 Device 3 ARBITRATED LOOP Device 3 Idle frame Device 2 Idle frame Device 4 Idle frame Device 1 Idle frame Each device replicates the idle frame and inserts its own signature (AL_PA) Device 1 Device 2 Device 4 Device 3 ARBITRATED LOOP Device 1 arbitration When a device; device 1, wishes to send data around the loop the device must first send out an Arbitration frame, a request/intension to communicate Device 1 arbitration Device 1 arbitration Device 1 arbitration Device 1 Device 2 Device 4 Device 3 ARBITRATED LOOP If device 1 gets it’s arbitration frame back it means that no other device is communicating so device 1 can then communicate Device 1 Data to device 3 Device 1 Data to device 3 Device 1 blocks all idle and arbitration frames from other device whilst it sends data Device 1 Device 2 Device 4 Device 3 ARBITRATED LOOP To prevent a device monopolising the loop an arbitration sequence is limited to 32 frames. Idle frame If device 1 wanted to communicate further it must first send and receive an idle frame EXP PRI 14 13 12 3 2 1 0 DAE2 Shunt EXP PRI 14 13 12 3 2 1 0 DAE2 CX Series Architecture EXP PRI or MID 14 13 12 3 2 1 0 DAE2 (OS) or DPE SP Shunt Shunt DAE2 Port Bypass Circuits RP/RT RP/RT Port Bypass Circuits RP/RT RP/RT Empty slot ATA DAE2 LCC-ATA Logic …. ATA LCC 1 LCC-ATA Logic …. ATA LCC 2 FC/ATA Translation FC/ATA Translation Switching Logic DAE0 Switching Logic DAE1 DAE3P - Accessing a Drive in DAE0 Pri Port Exp Port Exp Port Pri Port Switching Logic DAE0 Switching Logic DAE1 DAE3P - Accessing a Drive in DAE1 Pri Port Exp Port Exp Port Pri Port For CX-series arrays it is much simpler. Into the first enclosure – drives 0 to 14, then to the next enclosure – drive 0 to 14, so on and so forth until the last drive on the last enclosure. The return path is through the cables and LCCs to get to the SP. In the DA

文档评论(0)

441113422 + 关注
实名认证
文档贡献者

该用户很懒,什么也没介绍

1亿VIP精品文档

相关文档