中科院半导的体所-徐渊 高性能VLSI设计.ppt

  1. 1、原创力文档(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。。
  2. 2、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载
  3. 3、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
查看更多
高性能VLSI设计 任课老师 周电 中科院半导体所 徐渊 Outline Introduction to VLSI design From application to specification Architecture synthesis Verification and testing scheme Performance-driven physical design CAD tools Topics on SOC Chapter1:Introduction to VLSI design History and the road map Traditional design flow Section1:History and the road map The history of IC The invention of transistor The invention of integrated circuit IC has changed our life Moore’s Law IC performance and complexity have been doubled in every two years Road Map The history of IC Bipolar ?1947: Transistor( Bardeen/Bell Lab) ? 1949 : Bipolar Transistor ? 1962-1972 :TTL ,ECL I2L MOS ?1970 NMOS PMOS CMOS 1963 -? Moore’s Law In 1965, Gordon Moore predicted that the number of transistors that can be integrated on a die would double every 18 to 14 months (i.e., grow exponentially with time). Amazingly visionary – million transistor/chip barrier was crossed in the 1980’s. 2300 transistors, 1 MHz clock (Intel 4004) - 1971 16 Million transistors (Ultra Sparc III) 42 Million, 2 GHz clock (Intel P4) - 2001 140 Million transistor (HP PA-8500) Technology Trend (roadmap) International Technology Roadmap for Semiconductors (ITRS) Section2: Traditional design flow Traditional design flow (see slides design-flow) What has not been addressed in depth Understand application Architecture synthesis Verification is not complete Chapter2: From application to specification An FIR filter application The mathematical description implementation restrictions Speed and power IO Protocol Processing technology and … Algorithm of MSDAP Power Of Two,POT Example: Algorithm of MSDAP FIR How to realize shifter: I/O Input:Reset,Data_Clk,Sys_Clk ,Data_in,Data_in_read, Co_effi,Co_effi_start EEPROM_en Output:Data_out,Data_out_ready Behavior architecture Simulation Waveform Chapter3 Architecture Synthesis Timing Power Silicon size Automation Example (see slides fast) FIR Filter Architecture Fin

文档评论(0)

xiaofei2001128 + 关注
实名认证
内容提供者

该用户很懒,什么也没介绍

1亿VIP精品文档

相关文档