- 1
- 0
- 约5.94万字
- 约 115页
- 2017-03-09 发布于上海
- 举报
The Verilog Hardware Description Language Extra MaterialsVerilog硬件描述语言的额外材料
The Verilog Hardware Description Language Professor Don Thomas Carnegie Mellon University (CMU) thomas@ /~thomas This is not one cohesive presentation on Verilog. The slides contained here are collected from different CMU classes at various academic levels. These slides are provided as an alternate aid to learning the language. You may find them helpful. Send bug reports to the above address — there are some! The Verilog Hardware Description Language, Fifth Edition is available from Kluwer Academic Publishers, . Phone: 781-871-6600. Use or reproduction of the information provided in this file for commercial gain is strictly prohibited. Explicit permission is given for the reproduction and use of this information in an instructional setting. Representation: Structural Models Structural models Are built from gate primitives and/or other modules They describe the circuit using logic gates — much as you would see in an implementation of a circuit. Identify: Gate instances, wire names, delay from a or b to f. This is a multiplexor — it selects one of n inputs (2 here) and passes it on to the output Representation: Gate-Level Models Need to model the gate’s: Function Delay Function Generally, HDLs have built-in gate-level primitives Verilog has NAND, NOR, AND, OR, XOR, XNOR, BUF, NOT, and some others The gates operate on input values producing an output value typical Verilog gate instantiation is: and #delay instance-name (out, in1, in2, in3, …); and #5 g1 (f1, a, nsel); Four-Valued Logic Verilog Logic Values The underlying data representation allows for any bit to have one of four values 1, 0, x (unknown), z (high impedance) x — one of: 1, 0, z, or in the state of change z — the high impedance output of a tri-state gate. What basis do these have in reality? 0, 1 … no question z … A tri-state gate drives either a zero or one on its output…and if it’s not doing that, its output is high impedance (z). Tri-state gates are real devices and z is a real elec
您可能关注的文档
- THE SCIENCE OF LOVE IS THERE SUCH A THING爱情的科学有这样一种东西.ppt
- The Science of Climate Change bren科学的气候变化布伦.ucsb.ppt
- THE SCIENCE OF SCIENTIFIC WRITING George D科学写作的科学. .ppt
- The Science of Climate Change ecoles气候变化是科学.csbf.qc.ppt
- The Scientific Method chatt科学方法聊天.hdsb.ppt
- The Science of Geography Western Oregon University地理科学俄勒冈西部大学.ppt
- The Science Case for STEP physics步进物理科学.ucla.ppt
- The Scientific Method MDCP'S Science Home Page科学方法是科学优化首页.ppt
- The Scientific Method SchoolNotes科学的方法schoolnotes.ppt
- The Scientific Revolution White Plains Public Schools科学革命白人平原公立学校.ppt
- The Very Hungry Caterpillar Reading and Language Arts非常饿的卡特彼勒阅读和语言艺术.ppt
- The Verbal Behavior Approach Teaching Children with 言语行为教学法教学.ppt
- The Very Hungry Caterpillar很饿的毛毛虫. PCMAC.ppt
- The Vampire Arizona State University吸血鬼亚利桑那州国家大学.ppt
- The Victorians Primary Resources维多利亚主要资源.ppt
- The Vietnam war WordPress越南战争 WordPress.ppt
- THE VINE and the BRANCHES Add To Your Learning葡萄树和树枝增加你的学习.ppt
- The Vitamins Central Washington University维生素中央华盛顿大学.ppt
- The U美国.S. Federal PKI and the Federal Bridge Certification.ppt
- The vivid sociolinguistic profiling of Received 生动的社会语言学分析的接受.ppt
原创力文档

文档评论(0)