- 1、本文档共14页,可阅读全部内容。
- 2、原创力文档(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。
- 3、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载。
- 4、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
- 5、该文档为VIP文档,如果想要下载,成为VIP会员后,下载免费。
- 6、成为VIP后,下载本文档将扣除1次下载权益。下载后,不支持退款、换文档。如有疑问请联系我们。
- 7、成为VIP后,您将拥有八大权益,权益包括:VIP文档下载权益、阅读免打扰、文档格式转换、高级专利检索、专属身份标志、高级客服、多端互通、版权登记。
- 8、VIP文档为合作方或网友上传,每下载1次, 网站将根据用户上传文档的质量评分、类型等,对文档贡献者给予高额补贴、流量扶持。如果你也想贡献VIP文档。上传文档
查看更多
s3c2440usermanual整理及与s3c2410的比较
S3C2440 user manual 整理 及 与S3C2410的比较
作者 金松 邮件 Everjs_2002@
1. S3C2440 S3C2410 特征比较结果
S3C2440 S3C2410 System manager + Support Fast bus mode and Asynchronous bus NAND Flash Boot Loader + Supports Advanced NAND flash Clock Power Manager On-chip MPLL and UPLL
(MPLL generates the clock to operate
MCU atmaximum 400Mhz @ 1.3V) On-chip MPLL and UPLL
(MPLL generates the clock to operate
MCU atmaximum 266MHz @ 2.0V.) Interrupt Controller ???60 Interrupt sources
(+1 NAND and 2 Camera), 1 AC97)
???55 Interrupt sources
General
Purpose
Input/Output Ports 24 external interrupt ports
+130 Multiplexed input/output ports 24 external interrupt ports A/D Converter
Touch Screen Interface +??Internal FET for direct Touch screen interface AC97
Audio-CODEC Interface + SD Host Interface +?Normal, Interrupt and DMA data transfer mode
(byte, halfword, word transfer)
+??64 Bytes FIFO for Tx/Rx
Camera Interface + Operating Voltage Range ???Core: 1.20V for 300MHz
1.30V for 400MHz
Memory: 1.8V/ 2.5V/3.0V/3.3V
???I/O: 3.3V ??Core: 1.8V for 200MHz
(S3C2410A-20)
2.0V for 266MHz
(S3C2410A-26)
??Memory IO: 3.3V
Operating Frequency ???Fclk Up to 400MHz
???Hclk Up to 136MHz
???Pclk Up to 68MHz Up to 266MHz Package ???289-FBGA ??272-FBGA 2. S3C2440 S3C2410 特征比较 (overview)
S3C2440 S3C2410 O
V
E
R
V
I
E
W
Around 1.2V internal, 1.8V/2.5V/3.3V memory, 3.3V external I/O microprocessor with 16KB I-Cache/16KB DCache/MMU
External memory controller
(SDRAM Control and Chip Select logic)
LCD controller
(up to 4K color STN and 256K color TFT)
with LCD-dedicated DMA
4-ch DMA controllers with external request pins
3-ch UARTs
(IrDA1.0,
64-Byte Tx FIFO,
and 64-Byte Rx FIFO)/ 2-ch SPls
IIC bus interface (multi-master support)
IIS Audio CODEC interface
AC’97 CODEC interface
SD Host interface version 1.0
MMC Protocol version 2.11 compatible
2-ch USB Host controller /
1-ch USB Device controller (ver 1.1)
4-ch PWM timers
您可能关注的文档
- runningheadprocrastination.doc
- runningheadpublicaffairsandagendasetting.doc
- runningheadrelativepersonalityjudgments.doc
- runningheadsensesofhumor.doc
- runningheadorganizationalcommitment.doc
- runningheadsocialgroundingofemotions.doc
- runningheadsynchronyandobedience.doc
- runningheadteacherexpectationsandstudent.doc
- runningheadteachingbasicsentencestructure.doc
- runningheadthenewliteracyofthedigitalage.doc
- s182_4studyingmammals.doc
- sacsacompaniondocumentseriesr-10languages(.doc
- sadctodayvolume7no.6,february2005.doc
- safeharboragreementsundertheendangered.doc
- safetymanagementofcruise.doc
- safetyregulationsconcerningstudentpersonaloutingsof.doc
- salarieswagesbudgetjustificationexample.doc
- salesandusetaxplan.doc
- salisburyuniversity.doc
- salomonsmithbarney.doc
文档评论(0)