- 1、本文档共13页,可阅读全部内容。
- 2、原创力文档(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。
- 3、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载。
- 4、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
查看更多
. Transition Fault Model. Transition Fault Simulation
1Transition Fault Simulation
Yuxin Wang
yxwang@ee.ualberta.ca
Apr. 3, 2000
Outline
? Introduction
? Transition Fault Model
? Transition Fault Simulation
? Conclusion
? Future work
? References
2Introduction
? Signal transitions in the circuits
0--1
0
1
Introduction (con’d)
? Two types of faults that affect signal transitions
– CMOS open transistor faults
? prevent signal transitions
– Delay faults
? modify the timing of signal transitions
3Introduction (con’d)
? Sources and types of delay defects at the
silicon level can be modeled as delay faults
– resistive gate-oxide shorts(a source-to-drain transistor
short)
– open wire traces that support tunneling current
– open and plugged vias
– insufficient transistor doping
– extra metal capacitive loading on wire traces
– …...
Introduction (con’d)
? Delay Fault Models
– used to characterize the timing of the manufactured chip
– added delays to net, nodes, wires, gates and other circuit
elements
4Introduction (con’d)
? DC Fault Models ? AC Fault Models
– describe the fault
behavior of the circuit
independent of any
timing requirements
– i.g. gate-level single
stuck-at fault model
– describe the fault
behavior of the circuit
taking into account of
timing
– i.g. gate-level
transition delay and
path delay fault
Introduction(con’d)
? Types of Delay Faults
– Transition Fault
? slow-to-rise or slow-to-fall
– Gate Delay Fault
? delay fault is lumped at one gate in the circuit
– Path Delay Fault
? delay fault along one path exceeds a specified limit
5Introduction(con’d)
? Delay Testing
– ensure the design meets the desired
performance specifications
– detect timing defects
Introduction (con’d)
? Delay testing for gate array chips has been
viewed as highly expensive because of
– test generation and fault simulation time
– the amount of data required at the tester
– the test application time overhead
6Introduction(con’d)
? Delay testing strategy
– depend on
? the types of the circuits
? the speed of the testing equipment
Transition
您可能关注的文档
- %Krause ICML2010 - Submodular dictionary selection for sparse representation.pdf
- (ISP图的画法可参考)等电点沉淀法回收蛋白的特性.pdf
- (MX-GC控制柜)).pdf
- (ppt) IBM Content Based Copy Detection System for TRECVID 2009.pdf
- (ppt)BEA Weblogic Server8.1 Web Service.pdf
- (Reactive Violet 5R) decolorising native acclimatised bacterial consortia.pdf
- (universal.pdf
- (全6章)HL7 v3基础 Foundation完整版.pdf
- (初三英语测试题二).doc
- (天泉多级泵样本)TDLF-27p.pdf
最近下载
- 生物专业英语中英文对照(蒋悟生版)(Bioengineering English).pdf VIP
- 中高职衔接“3+2”人才培养方案模板(机电一体化技术)(高职).docx
- 基于微信小程序的校园导航系统设计与实现 毕业论文.docx
- 2025年陕西机电职业技术学院单招职业适应性测试题库word.docx VIP
- 团体标准住院患者身体约束护理PPT.pptx
- 20230313-平安证券-芯原股份-688521-国内半导体IP龙头,助力Chiplet技术发展.pdf VIP
- 小学残疾儿童送教上门教案(40篇).pdf
- 新人教版2024高三一轮总复习Unit2HealthyLifestyle课件选择性必修第三册(英语).pptx VIP
- 中高职衔接“3+2”人才培养方案模板(机电一体化技术 )(高职).pdf
- 北师大版小学数学三年级下册第二单元复习课.pptx
文档评论(0)