DRV8840EVM;DRV8842EVM;中文规格书,Datasheet资料.pdfVIP

下载本文档

154
0
约1.64万字
约 11页
2017-04-13 发布于江苏
举报
版权申诉

DRV8840EVM;DRV8842EVM;中文规格书,Datasheet资料.pdf

1、本文档共11页，可阅读全部内容。
2、原创力文档（book118）网站文档一经付费（服务费），不意味着购买了该文档的版权，仅供个人/单位学习、研究之用，不得用于商业用途，未经授权，严禁复制、发行、汇编、翻译或者网络传播等，侵权必究。
3、本站所有内容均由合作方或网友上传，本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺！文档内容仅供研究参考，付费前请自行鉴别。如您付费，意味着您自己接受本站规则且自行承担风险，本站不退款、不进行额外附加服务；查看《如何避免下载的几个坑》。如果您已付费下载过本站文档，您可以点击这里二次下载。
4、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等，请点击“版权申诉”（推荐），也可以打举报电话：400-050-0827(电话支持时间：9:00-18:30)。
5、该文档为VIP文档，如果想要下载，成为VIP会员后，下载免费。
6、成为VIP后，下载本文档将扣除1次下载权益。下载后，不支持退款、换文档。如有疑问请联系我们。
7、成为VIP后，您将拥有八大权益，权益包括：VIP文档下载权益、阅读免打扰、文档格式转换、高级专利检索、专属身份标志、高级客服、多端互通、版权登记。
8、VIP文档为合作方或网友上传，每下载1次，网站将根据用户上传文档的质量评分、类型等，对文档贡献者给予高额补贴、流量扶持。如果你也想贡献VIP文档。上传文档

DRV8840EVM;DRV8842EVM;中文规格书,Datasheet资料

Users Guide SLVU410–April 2011 CPG005_DRV88xx Evaluation Modules This document is provided as a supplement to the DRV8840 and DRV8842 datasheets. It details the hardware implementation of the CPG005_DRV88xxEVM Customer Evaluation Module (EVM). On this document, DRV88xx will be used interchangeably to refer to any of the aforementioned devices. Contents 1 Block Diagram 2 1.1 Power Connectors 2 1.2 Test Stakes 2 1.3 Jumpers 2 1.4 Motor Outputs 3 2 Installing Drivers And Software 4 2.1 Installing the FTDI USB Driver 4 2.2 Installing the CPG004_DRV88xx Evaluation Board Windows Application Software 4 2.3 Running the Windows Application Software 4 3 The Windows Application 4 3.1 The Menu 7 3.2 DRV88xx GPIO Control Signals 7 3.3 Updating DAC Output for Current Control (VREFA and VREFB) 8 3.4 DC Motor Speed Control (PWM) 8 4 Schematic 9 List of Figures 1 AVREF Select Jumper Configuration 3 2 DECAY Select Jumper Configuration 3 3 DRV8840 Tab 5 4 DRV8842 Tab 6 5 GPIO Control Signals 7 6 Current Control 8 7 PWM Control 9 1SLVU410–April 2011 CPG005_DRV88xx Evaluation Modules Submit Documentation Feedback Copyright ? 2011, Texas Instruments Incorporated / VM Power DRV88xx Motor Outputs USB Conn USB Chip MSP430 A V R E F D E C A Y Proto Area Where DRV88xx stands for one of DRV8840 or DRV8842 Block Diagram 1 Block Diagram 1.1 Power Connectors The CPG005_DRV88xx Customer EVM offers access to VM (Motor Voltage) power rail via a terminal block (J1). A set of test clips in parallel with the terminal block allows for the monitoring of the input power rail. User must apply VM according to datasheet recommended parameters. NOTE: VDD for logic and microcontroller is derived from USB interface. 1.2 Test Stakes Every pin on the DRV88xx device has been brought out to a test stake. A label on the silkscreen identifies each signal. For those pins that change functionality depending on device flavor, a table is provided with corresponding function name on its particular co