- 1、本文档共15页,可阅读全部内容。
- 2、原创力文档(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。
- 3、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载。
- 4、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
查看更多
性能参数(国外英文资料)
性能参数(国外英文资料)
The main performance parameters of the CPU
1. The main frequency
The main frequency is also called clock frequency, and the clock is not at the speed of a digital pulse signal in the CPU, which is simply the working frequency of the CPU. In general, the number of instructions given by a clock cycle is fixed, so the higher the main frequency, the faster the CPU will be.
2. The frequency
The external frequency is the base frequency of the CPU, the unit is MHZ. The external frequency is the speed between the CPU and the motherboard, and most of the current computer systems are also the speed between memory and the motherboard.
3. The frequency multiplication coefficient
Because the CPU has to be able to read data from memory at runtime, it must be coupled with memory at speed, so that it wont cause a crash due to data loss.
The actual CPU running frequency (frequency) = Ⅹ times frequency coefficients
The front-end bus (FSB) frequency
The front-end line is called the FSB, which is the data channel between the CPU and the main boards north bridge chip or MCH (memory controller).
Data bandwidth = (bus frequency X data width) / 8
The data bus width
Data bus width all reflect the size of the data flow in the whole system, in particular, the data bus width is the CPU and second level cache, memory, and input/output devices, a data transmission between the actual data can be transmitted digits.
6. The Cache
(1) what is the cache
Caches Chinese name is called is called advanced Cache, it is a faster than main memory storage, the function of the Cache is used to reduce the CPU because of waiting for slow devices (such as memory) caused by the delay, and thus improve the performance of the system.
(2) the hierarchical design of caching
L1 cache is in the current CPU, and L1 cache (primary cache) is designed as a command cache (L1 cache) and data cache (L1 cache).
L2 CACHE: : unlike L1 CACHE, in L2 CACHE (the second level CACHE), instructions and data are stored in t
文档评论(0)