原创力文档- 1、原创力文档（book118）网站文档一经付费（服务费），不意味着购买了该文档的版权，仅供个人/单位学习、研究之用，不得用于商业用途，未经授权，严禁复制、发行、汇编、翻译或者网络传播等，侵权必究。。
- 2、本站所有内容均由合作方或网友上传，本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺！文档内容仅供研究参考，付费前请自行鉴别。如您付费，意味着您自己接受本站规则且自行承担风险，本站不退款、不进行额外附加服务；查看《如何避免下载的几个坑》。如果您已付费下载过本站文档，您可以点击 这里二次下载。
- 3、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等，请点击“版权申诉”（推荐），也可以打举报电话：400-050-0827(电话支持时间：9:00-18:30)。
- 4、该文档为VIP文档，如果想要下载，成为VIP会员后，下载免费。
- 5、成为VIP后，下载本文档将扣除1次下载权益。下载后，不支持退款、换文档。如有疑问请联系我们。
- 6、成为VIP后，您将拥有八大权益，权益包括：VIP文档下载权益、阅读免打扰、文档格式转换、高级专利检索、专属身份标志、高级客服、多端互通、版权登记。
- 7、VIP文档为合作方或网友上传，每下载1次， 网站将根据用户上传文档的质量评分、类型等，对文档贡献者给予高额补贴、流量扶持。如果你也想贡献VIP文档。上传文档
查看更多
EDA-数字时钟
EDA 课程设计报告设计（论文）题目：多功能数字时钟的设计学院名称：电子与信息工程学院专业：电子科学与技术班级：电科102 姓名：小组成员：指导教师：s日期： 2013 年 12 月 18 日简述·································································设计要求说明·························································2.1设计总体要求·····················································2.2设计基本要求·····················································2.3设计提高部分要求·················································系统设计·····························································3.1整体设计方案······················································3.2秒脉冲发生电路····················································3.3译码显示电路······················································3.4计时电路······················································3.5复位电路··························································功能模块电路设计······················································4.1秒脉冲发生电路模块···············································4.2 整体时钟设计模块·················································系统调试·····························································5.1 系统调试·························································5.11消抖电路调试·····················································5.12计时电路调试·····················································5.13 秒产生电路调试····················································5.14整点报时电路调试···················································5.15 数码显示电路调试·················································5.16时校时电路调试·················································5.17 状态灯电路调试·················································5.2 管脚分配·························································参考文献·····························································实验感想·····························································摘要：本次EDA课程设计利是在QuartusII软件平台上用verilog硬件语言来编程设计PLD电路，最终设计出一简单的数字时钟电路，并且将程序代码烧写到EDA试验箱进行验证。本次设计充分采用了软件编程中分层次、模块化的编程思想，同时也充分考虑到了硬件结构编程与纯软件编程的差异性，仿真与实际烧写相结合，逐步完善其逻辑、功能。本系统主要由时钟基本功能电路、闹钟电路、动态显示控制电路、分频电路，状态灯显示电路，按键电路组成，实现了时分秒的计时、闹钟报时，整点报时，调整时分等功能。关键字：数字
文档评论（0）