网站大量收购闲置独家精品文档,联系QQ:2885784924

DMA直接内存存取(国外英语资料).doc

  1. 1、本文档共8页,可阅读全部内容。
  2. 2、原创力文档(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。
  3. 3、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载
  4. 4、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
查看更多
DMA直接内存存取(国外英语资料)

DMA直接内存存取(国外英语资料) 1 the DMA principle 2 DMA requests 3 the DMA response 4 DMA transfers 5 the DMA end an 1 the DMA principle The DMA (Direct Memory Access, Direct Memory Access) is all of the important characteristics of modern computer, it allows different speed of hardware devices to communicate, without the need to subject to the load of CPU interrupt. Otherwise, the CPU needs to copy each fragment from the source to the staging, and then write it back to the new place. During this time, the CPU is not available for other jobs. DMA transfer copies data from one address space to another. When the CPU initializes the transfer action, the transfer action itself is performed and completed by the DMA controller. A typical example is moving an external memory block to a faster memory area inside the chip. Such operations do not delay the processor, but can be rescheduled to handle other tasks. DMA transfers are important for efficient embedded system algorithms and networks. When the DMA transfer is implemented, it is the DMA controller directly over the bus, so there is a bus control transfer problem. Before DMA transfers, the CPU has to hand over the bus control to the DMA controller, and after the DMA transfer, the DMA controller should immediately return the bus control back to the CPU. A full DMA transfer process for DMA must go through the following four steps. 2 DMA requests The CPU initializes the DMA controller and gives an operation command to the I/O interface, which presents a DMA request. 3 the DMA response The DMA controller prioritizes and blocks DMA requests, and makes a bus request to the bus decision logic. The bus control can be released when the CPU executes the current bus cycle. At this point, the bus decision logic outputs the bus response, indicating that the DMA has responded by notifying the I/O interface to start the DMA transfer via the DMA controller. 4 DMA transfers After the DMA controller to take control of the bus, the CPU instantly ha

您可能关注的文档

文档评论(0)

f8r9t5c + 关注
实名认证
内容提供者

该用户很懒,什么也没介绍

版权声明书
用户编号:8000054077000003

1亿VIP精品文档

相关文档