fast_spice仿真器使用说明.ppt

  1. 1、本文档共18页,可阅读全部内容。
  2. 2、原创力文档(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。
  3. 3、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载
  4. 4、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
查看更多
fast_spice仿真器使用说明概要1

Jaeha Kim, 10/17/2001 Fast SPICE Simulators: A Survey Outline How SPICE works Fast SPICE simulators in the market Nassda’s HSIM Avant!’s Star-SimXT and more More on HSIM SPICE Really, it’s just all about solving KCL and KVL equations: Generally, it’s a nonlinear differential equation (e.g. transistors). Bunch of numerical algebra First, Linearize it At each time step, SPICE builds a small-signal model (i.e. linear model) at the operating point: Matrix Equation Construct a matrix equation : Ax=b Then, Solve Ax=b Direct Method: x = A-1b. Iterative Method: xn+1 = f(xn); iterate until xn converges to the solution. Example: b = 1/a vs bn+1 = bn(2-a.bn). Ways to speed up Speed bottlenecks: Small circuits: linearizing Large circuits: solving equations Recent techniques for speed-up: Look-up table model Event-driven algorithm or multi-timestep algorithm: less computation for inactive subcircuits Hierarchical simulation: save memory and computation for redundant circuits. Parallel computation Cadence’s Spectre 3x faster than SPICE Can handle up to 50,000+ devices Uses the same basic algorithms as SPICE; just written more carefully with the latest algorithmic techniques. Behavioral description (Verilog-A) Cadence’s ATS Accelerated Transistor-Level Simulator 100-1,000x faster than SPICE within 5% error Partitions the circuits and uses different time-steps: exploits circuit latency and multi-rate behavior Celestry’s UltraSim 100-1,000x faster than SPICE within 1% error Hierarchical simulation: adaptive-hierarchy compaction technology ? crucial for DRAM simulation Faster ODE solver engine Synopsys’s NanoSim 10-1,000x faster than SPICE within 2-7% error. Used with TimeMill and PowerMill. Hierarchical Array Reduction(HAR) Analog Circuit Engine(ACE): partitioning and synchronization (parallel comp.). Verilog-A support Nassda’s HSIM Hierarchical Storage and Isomorphic Matching 1,000-10,000x faster than SPICE with user-selectable accuracy Hierarchical storage and simulation Is

文档评论(0)

yaocen + 关注
实名认证
内容提供者

该用户很懒,什么也没介绍

1亿VIP精品文档

相关文档