- 1、本文档共5页,可阅读全部内容。
- 2、原创力文档(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。
- 3、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载。
- 4、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
查看更多
应用于无线传感网频率合成器的0_5V低电压鉴频鉴相器设计_英文_王利丹
Journal of Southeast University ( English Edition) Vol. 27 ,No. 1 ,pp. 8 - 12 Mar. 20 11 ISSN 1003—7985
Design of 0. 5 V low-voltage phase and frequency detector
for frequency synthesizer in wireless sensor networks
Wang Lidan Li Zhiqun Li Wei
( Institute of RF-& OE-ICs , Southeast University , Nanjing 210096 , China)
Abstract: Based on 0. 13 μm complementary metal-oxide- module providing local oscillation frequencies for the trans-
semiconductor ( CMOS ) technology , a phase and frequency ceiver . The PFD which compares the phase and frequency of
detector ( PFD) is designed with a low supply voltage of 0. 5 V for the input signals plays an important role in the system. Ac-
frequency synthesizers used in wireless sensor networks ( WSNs) . cording to the requirements of the frequency synthesizer in
The PFD can compare the frequency and phase differences of our designed system , the frequency of the input signal of the
input signals and deliver a signal voltage proportional to the PFD is set at 2 MHz. The specifications of the PFD together
difference. Low threshold transistors are used in the circuits with the circuits and layout design are explained. The meas-
since a power supply of 0. 5 V is adopted. A pulse latched urement results and the conclusion are provided.
structure is also used in the circuits in order to increase both the
detection range of phase errors and the maximum operation
frequency. In experiments , a phase error with a range from -
358° to 358° is measured when the input signal frequency is 2
MHz.
文档评论(0)