北航《数字电路》在线作业一（BUAA digital circuit online homework）.docVIP

下载本文档

5
0
约4.38千字
约 10页
2017-07-23 发布于河南
举报
版权申诉

北航《数字电路》在线作业一（BUAA digital circuit online homework）.doc

1、原创力文档（book118）网站文档一经付费（服务费），不意味着购买了该文档的版权，仅供个人/单位学习、研究之用，不得用于商业用途，未经授权，严禁复制、发行、汇编、翻译或者网络传播等，侵权必究。。
2、本站所有内容均由合作方或网友上传，本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺！文档内容仅供研究参考，付费前请自行鉴别。如您付费，意味着您自己接受本站规则且自行承担风险，本站不退款、不进行额外附加服务；查看《如何避免下载的几个坑》。如果您已付费下载过本站文档，您可以点击这里二次下载。
3、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等，请点击“版权申诉”（推荐），也可以打举报电话：400-050-0827(电话支持时间：9:00-18:30)。
4、该文档为VIP文档，如果想要下载，成为VIP会员后，下载免费。
5、成为VIP后，下载本文档将扣除1次下载权益。下载后，不支持退款、换文档。如有疑问请联系我们。
6、成为VIP后，您将拥有八大权益，权益包括：VIP文档下载权益、阅读免打扰、文档格式转换、高级专利检索、专属身份标志、高级客服、多端互通、版权登记。
7、VIP文档为合作方或网友上传，每下载1次，网站将根据用户上传文档的质量评分、类型等，对文档贡献者给予高额补贴、流量扶持。如果你也想贡献VIP文档。上传文档

北航《数字电路》在线作业一（BUAA digital circuit online homework）

北航《数字电路》在线作业一（BUAA digital circuit online homework） BUAA digital circuit online homework Single question judgment First, radio questions (15 questions, 60 points) 1.8 bit shift register. After serial input, after 8 pulses, all bits are transferred into the register A. 1 B. 2 C. 4 D. 8 Developing options: D 2. to work in the transition region of TTL NAND gate, the input resistor (RI) on the outside. A. RON B. ROFF C., ROFF RI RON D. ROFF Developing options: C In the 3. circuit, an appropriate auxiliary gate circuit is adopted, which is suitable for realizing a single output combinational logic circuit A. parity checker B. data selector C. numerical comparator D. seven segment display decoder Developing options: B 4. logical expression Y=AB can be implemented with () A. is or gate B. is not C. is and gate D. or not Developing options: C 5., the order of variables on the Kano diagram is in the form of (), so that the adjacency can be logically represented by geometric adjacency. A. binary code B. cyclic code C. ASCII code D. decimal code Developing options: B 6. in what input case, the result of non - operations is logical 0 () A. all inputs are 0 B. any input is 0 C. only one input is 0 D. all inputs are 1 Developing options: D 7. a unsigned 10 bit digital input DAC whose output level is a series of A. 4 B. 10 C. 1024 D. 1023 Developing options: C 8. the parameter that does not belong to the rectangular pulse signal is () A. cycle B. duty cycle C. pulse width D. scan period Developing options: D 9.. The international standard model corresponding to the CT4000 series is () A. CT74S Schottky series B. CT74LS low power Schottky series C. CT74L low power series D. CT74H high speed series Developing options: B 10. MOS integrated circuit adopts () control, and its power loss is relatively small A. voltage B. current C. perfusion current D. pull current Developing options: A 11. the following logical circuits are sequential logic circuits that are () A. variable decoder