aucuntitredediapositive-universitégrenoblealpes.ppt

  1. 1、本文档共62页,可阅读全部内容。
  2. 2、原创力文档(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。
  3. 3、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载
  4. 4、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
查看更多
Conclusion HLS allows to automatically generate several RTL architectures From an algorithmic/behavioral description and a set of constraints HLS allows to generate VHDL models for synthesis purpose SystemC simulation models for virtual prototyping HLS allows to explore the design space of Hardware accelerators MPSoC architectures including HW accelerators GAUT is free downloadable at http://lab-sticc.fr/www-gaut Université de Bretagne-Sud Lab-STICC Philippe COUSSY philippe.coussy@univ-ubs.fr Architecture generation Specification RTL architecture Operators Library Selection HLS steps: scheduling Allocation Scheduling Binding Compilation Intermediate format Constraints + N0 × N1 - N3 Booth RCA RCA *1 *1 *1 + N2 Synthesis steps Compilation Generates a formal modeling of the specification Selection Chooses the architecture of the operators Allocation Defines the number of operators for each selected type Scheduling Defines the execution date of each operation Binding (or Assignment) Defines which operator will execute a given operation Defines which memory element will store a data Architecture generation Specification RTL architecture Operators Library Selection HLS steps: binding Allocation Scheduling Binding Compilation Intermediate format Constraints + × - + × - Operation binding n01 n21, n11 n22, n12 R1 R3 R4 n02 R2 n31 R5 n32 R6 Data Binding Booth RCA RCA *1 *1 *1 + Synthesis steps Compilation Selection Allocation Scheduling Binding (or Assignment) Architecture generation Writes out the RTL source code in the target language e.g. VHDL or SystemC HLS steps: output + × - × Operation binding n01 n21, n11 n22, n12 R1 R3 R4 n02 R2 n31 R5 n32 R6 Data binding Architecture generation Specification RTL architecture Operators Library Selection Allocation Scheduling Binding Compilation Intermediate format Constraints Controller - FSM controller - Programmable controller Datapath components - Storage components - Functional units - Connectio

文档评论(0)

wangsux + 关注
实名认证
内容提供者

该用户很懒,什么也没介绍

1亿VIP精品文档

相关文档