CHAPTER 4 The Components of the System 2. Processor 课件.pptVIP

CHAPTER 4 The Components of the System 2. Processor 课件.ppt

  1. 1、原创力文档(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。。
  2. 2、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载
  3. 3、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
  4. 4、该文档为VIP文档,如果想要下载,成为VIP会员后,下载免费。
  5. 5、成为VIP后,下载本文档将扣除1次下载权益。下载后,不支持退款、换文档。如有疑问请联系我们
  6. 6、成为VIP后,您将拥有八大权益,权益包括:VIP文档下载权益、阅读免打扰、文档格式转换、高级专利检索、专属身份标志、高级客服、多端互通、版权登记。
  7. 7、VIP文档为合作方或网友上传,每下载1次, 网站将根据用户上传文档的质量评分、类型等,对文档贡献者给予高额补贴、流量扶持。如果你也想贡献VIP文档。上传文档
查看更多
CHAPTER 4 The Components of the System 2. Processor 课件

CHAPTER 4 The Components of the System Unit Processor Fundamental Concepts Processor fetches one instruction at a time and perform the operation specified. Instructions are fetched from successive memory locations until a branch or a jump instruction is encountered. Processor keeps track of the address of the memory location containing the next instruction to be fetched using Program Counter (PC). Instruction Register (IR) Executing an Instruction Fetch the contents of the memory location pointed to by the PC. The contents of this location are loaded into the IR (fetch phase). IR ← [[PC]] Assuming that the memory is byte addressable, increment the contents of the PC by 4 (fetch phase). PC ← [PC] + 4 Carry out the actions specified by the instruction in the IR (execution phase). Internal organization of the processor ALU Registers for temporary storage Various digital circuits for executing different micro operations.(gates, MUX,decoders,counters). Internal path for movement of data between ALU and registers. Driver circuits for transmitting signals to external units. Receiver circuits for incoming signals from external units. PC: Keeps track of execution of a program Contains the memory address of the next instruction to be fetched and executed. MAR: Holds the address of the location to be accessed. I/P of MAR is connected to Internal bus and an O/p to external bus. MDR: Contains data to be written into or read out of the addressed location. IT has 2 inputs and 2 Outputs. Data can be loaded into MDR either from memory bus or from internal processor bus. The data and address lines are connected to the internal bus via MDR and MAR ALU: Used to perform arithmetic and logical operation. Data Path: The registers, ALU and interconnecting bus are collectively referred to as the data path. Registers: The processor registers R0 to Rn-1 vary considerably from one processor to another. Registers are provided for general purpose used by programm

文档评论(0)

yan698698 + 关注
实名认证
文档贡献者

该用户很懒,什么也没介绍

1亿VIP精品文档

相关文档