ss=a-plus-plus5subHsub class=a-plus-plus5subNS}(PPhsub class=a-plus-plus3sub)sub class=a-plus-plus2sub(X)] · CHsub class=a-plus-plus2subClsub class=a-plus-plus2sub (em class...pdfVIP
- 1、原创力文档(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。。
- 2、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载。
- 3、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
- 4、该文档为VIP文档,如果想要下载,成为VIP会员后,下载免费。
- 5、成为VIP后,下载本文档将扣除1次下载权益。下载后,不支持退款、换文档。如有疑问请联系我们。
- 6、成为VIP后,您将拥有八大权益,权益包括:VIP文档下载权益、阅读免打扰、文档格式转换、高级专利检索、专属身份标志、高级客服、多端互通、版权登记。
- 7、VIP文档为合作方或网友上传,每下载1次, 网站将根据用户上传文档的质量评分、类型等,对文档贡献者给予高额补贴、流量扶持。如果你也想贡献VIP文档。上传文档
查看更多
ss=a-plus-plus5subHsub · CHsub (em class..
Chapter 14
I2C Bus
The I2C bus, also known as the two-wire interface (TWI), was developed by Philips circa 1982 to allow communication
with lower-speed peripherals.49 It was also economical because it required only two wires (excluding ground and
power connections). Since then, other standards have been devised, building upon this framework, such as the
SMBus. However, the original I2C bus remains popular as a simple, cost-effective way to connect peripherals.
I2C Overview
Figure 14-1 shows the I2C bus in the Raspberry Pi context. The Raspberry Pi provides the I2C bus using the BCM2835 as
the bus master. Notice that the Pi also provides the external pull-up resistors R and R , shown inside the dotted lines.
1 2
Figure 14-1. The I2C bus
167
Chapter 14 ■ I2C Bus
The two I2C bus lines are provided on the header strip P1:
P1 Rev 1.0 Rev 2.0 +
GPIO I2C Bus GPIO I2C Bus
P1-03 0 SDA0 I2C-0 2 SDA1 I2C-1
P1-05 1 SCL0 3 SCL1
Note that the original Raspberry Pi provided I2C bus 0, but switched to using bus 1 with Rev 2.0 and later units.
The design of the I2C bus is such that multiple peripherals are attached to the SDA and the SCL lines. Each slave
(peripheral) has its own unique 7-bit address. For example, the MCP23017 GPIO extender peripheral might be configured
with the address of 0x20. Each peripheral is called upon by the master by using this address. All nonaddressed peripherals
are expected to remain quiet so that communication can proceed with the selected slav
您可能关注的文档
- Signal Transduction Cascade for Regulation of RpoS….pdf
- Signal pathways in astrocytes activated by cross-talk between….pdf
- Signaling Pathways That Regulate the Enhanced Disease….pdf
- SIP:推动下一代网络的融合通信.pdf
- SLIME THROUGH TIME THE FOSSIL RECORD OF PROKARYOTE EVOLUTION….pdf
- SLIT Improves Cedar Pollinosis by Restoring IL-10 Production….pdf
- Slow-wave activity in NREM sleep sex and age effects in….pdf
- Small-world networks and management science research a review….pdf
- SMART(灵巧型)光源.pdf
- SmartSOPC 多功能教学实验开发平台.pdf
- ST 嘉瑞:2010年半年度报告 2010-08-12.pdf
- Sterol 14em class=a-plus-plusαem-Demethylase Target of the Azole Antifungal Agents.pdf
- Structural evolution, mechanical properties, and electronic structure of Al–Mg–Si compounds from first principles.pdf
- suliciu 模型中基本波的相互作用pdf.pdf
- Sur certains groupes d'opérateurs unitaires.pdf
- Sur un mouvement particulier d'un profil muni d'une cavité fermée par un couvercle élastique et remplie de liquide.pdf
- SVF9N90F(PN)说明书_1.0-L.pdf
- SVW销售策略.pdf
- SW6-100立方液氨储罐计算书.pdf
- Sweet’s syndrome in a neonate with non-B54 types of human leukocyte antigen.pdf
文档评论(0)