官方说明书NEC micro;PD4481161, 4481181, 4481321, 4481361 Data Sheet.pdf

官方说明书NEC micro;PD4481161, 4481181, 4481321, 4481361 Data Sheet.pdf

  1. 1、本文档被系统程序自动判定探测到侵权嫌疑,本站暂时做下架处理。
  2. 2、如果您确认为侵权,可联系本站左侧在线QQ客服请求删除。我们会保证在24小时内做出处理,应急电话:400-050-0827。
  3. 3、此文档由网友上传,因疑似侵权的原因,本站不提供该文档下载,只提供部分内容试读。如果您是出版社/作者,看到后可认领文档,您也可以联系本站进行批量认领。
查看更多
官方说明书NEC

NEC PD4481161 4481181 4481321 4481361 Data Sheet /file/2594762 From ManualL ManualL collects and classifies the global product instrunction manuals to help users access anytime and anywhere, helping users make better use of products. Home: / Chinese: / This Manual: /file/2594762 查询UPD4481161GF-A65供应商查询UPD4481161GF-A65供应商 DATA SHEET MOS INTEGRATED CIRCUIT µ PD4481161, 4481181, 4481321, 4481361 8M-BIT ZEROSBTM SRAM FLOW THROUGH OPERATION Description The µ PD4481161 is a 524,288-word by 16-bit, the µ PD4481181 is a 524,288-word by 18-bit, the µ PD4481321 is a 262,144-word by 32-bit and the µ PD4481361 is a 262,144-word by 36-bit ZEROSB static RAM fabricated with advanced CMOS technology using full CMOS six-transistor memory cell. The µ PD4481161, µ PD4481181, µ PD4481321 and µ PD4481361 are optimized to eliminate dead cycles for read to write, or write to read transitions. These ZEROSB static RAMs integrate unique synchronous peripheral circuitry, 2-bit burst counter and output buffer as well as SRAM core. All input registers are controlled by a positive edge of the single clock input (CLK). The µ PD4481161, µ PD4481181, µ PD4481321 and µ PD4481361 are suitable for applications which require synchronous operation, high speed, low voltage, high density and wide bit configuration, such as buffer memory. ZZ has to

文档评论(0)

wnqwwy20 + 关注
实名认证
内容提供者

该用户很懒,什么也没介绍

版权声明书
用户编号:7014141164000003

1亿VIP精品文档

相关文档