- 1、本文档共16页,可阅读全部内容。
- 2、原创力文档(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。
- 3、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载。
- 4、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
- 5、该文档为VIP文档,如果想要下载,成为VIP会员后,下载免费。
- 6、成为VIP后,下载本文档将扣除1次下载权益。下载后,不支持退款、换文档。如有疑问请联系我们。
- 7、成为VIP后,您将拥有八大权益,权益包括:VIP文档下载权益、阅读免打扰、文档格式转换、高级专利检索、专属身份标志、高级客服、多端互通、版权登记。
- 8、VIP文档为合作方或网友上传,每下载1次, 网站将根据用户上传文档的质量评分、类型等,对文档贡献者给予高额补贴、流量扶持。如果你也想贡献VIP文档。上传文档
查看更多
Decoupled Architecture for DataPrefetching Computer Sciences 数据预取计算机科学的去耦架构
Decoupled Architecture for Data Prefetching
Kai Xu Jichuan Chang xuk@cs.wisc.edu chang@cs.wisc.edu
Abstract
Although data prefetching is a useful technique in tolerating memory access latency, its implementation introduces overhead and complications to modern processor. As the chip area becomes more plentiful, it is possible having a decoupled coprocessor to unload the burden of the main processor. In this paper, we investigate the issues in designing a Prefetching Co-Processor (PCP), and evaluate this technique using detailed simulation. The results demonstrate that PCP is feasible: it simplifies the main processor’s design and improves performance. Delay tolerance and prefetching scheme integration are also investigated as two important aspects of PCP. Finally we discuss the limitations of PCP, and compare it with other related techniques.
Introduction
The gap between processor and memory performance has been widening in the past decade. It is thus becoming more important to look at techniques for hiding the latency of memory accesses. Data prefetching is one of the techniques for hiding the access latency. Rather than waiting for a cache miss to initiate a memory fetch, data prefetching anticipates such misses according to memory access patterns and issues a fetch to the memory system in advance of the actual memory reference. However, data prefetching can incur additional overhead for processors, such as access pattern computation, prefetching address computation and information bookkeeping.
With ever-increasing numbers of transistors available on a single chip, recent years has seen a growing interest in decoupled architectures, where more than one processor are put on one chip and in charge of handling different functionalities to improve overall performance. The idea of architectural decoupling can also be used in hiding memory latency [2].
In this project, we investigate the issue of reducing the overhead of data prefetching by using a decoupled
您可能关注的文档
- COP9523塔吊安装及装作业指导书.doc
- COP9517板地面作业指导书.doc
- Continuum finite element modeling f concrete structural 混凝土结构的连续有限元建模.ppt
- COPD者的临床药学监护点分析.doc
- COP9522油工程作业指导书.doc
- Copenicus, Kepler, Galileo, Newton University of Wisconsin 哥白尼,开普勒,伽利略,牛顿威斯康星大学.ppt
- ConservationPlanning & Tools to Address Animal Carcass Disposal保护规划工具来解决动物尸体处理;.ppt
- Cooling and Heting Load Estimation加热和冷却负载的估计.ppt
- Core Principle 1 Focusing onthe purpose of the Authority and 核心原则1以权威的目的.doc
- Core Switch 設定 遠東科技大學Core Switch settings Far East Univrsity of Technology.ppt
文档评论(0)