网站大量收购独家精品文档,联系QQ:2885784924

TDI型CMOS图像传感器像素性能优化-微电子学与固体电子学专业论文.docx

TDI型CMOS图像传感器像素性能优化-微电子学与固体电子学专业论文.docx

  1. 1、本文档共74页,可阅读全部内容。
  2. 2、原创力文档(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。
  3. 3、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载
  4. 4、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
查看更多
TDI型CMOS图像传感器像素性能优化-微电子学与固体电子学专业论文

ABSTRACT The market of CMOS image sensor (CIS) is now larger than that of charge-coupled devices (CCD) image sensor, principally because CISs have various advantages over CCDs, such as lower power consumption, lower cost, random access of image data, high-speed imaging and so on. Time-Delay Integration (TDI) image sensor is a special kind of linear array image sensor. Since it implement long exposure in the form of two-dimensional pixel array structure and dynamic scanning mode, it is better than the ordinary linear array image sensor. Therefore, the sensitivity and signal-to-noise ratio are both improved. They are widely used in the object detection field of low illumination environment, so characteristics like large photosensitive area, low dark current and zero tolerance for image lag are needed. This paper analyzes and improves the performance of the large size pinned four-transistor active pixel applied in TDI CIS in terms of charge transfer and dark current. The performance of charge transfer of large size pixels at N buried layer and transmission gate are optimized respectively. The performance of charge transfer is optimized in N buried layer includes two aspects. One is insert a P-type implant layer during the process of forming the non-uniform doped N buried layer. The other is to optimize the photodiode layout as U-shaped to improve the charge transfer efficiency of pixel. Compared with the traditional pixel, the charge transfer efficiency of the above two optimized methods were increased by 2 times and 3.3 times respectively. And the transfer time is also shortened by 26% and 30% respectively. The charge transfer efficiency was increased by 9.5 times both in the process and layout optimization. The structure of the transmission gate is optimized. During the period of charge transfer and integration time, applying different voltages on the TX1 to achieve the purpose of improving the charge transfer efficiency. Compared with the traditional pixel, the tra

您可能关注的文档

文档评论(0)

peili2018 + 关注
实名认证
内容提供者

该用户很懒,什么也没介绍

1亿VIP精品文档

相关文档