- 1、本文档共74页,可阅读全部内容。
- 2、原创力文档(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。
- 3、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载。
- 4、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
查看更多
TDI型CMOS图像传感器像素性能优化-微电子学与固体电子学专业论文
ABSTRACT
The market of CMOS image sensor (CIS) is now larger than that of charge-coupled devices (CCD) image sensor, principally because CISs have various advantages over CCDs, such as lower power consumption, lower cost, random access of image data, high-speed imaging and so on. Time-Delay Integration (TDI) image sensor is a special kind of linear array image sensor. Since it implement long exposure in the form of two-dimensional pixel array structure and dynamic scanning mode, it is better than the ordinary linear array image sensor. Therefore, the sensitivity and signal-to-noise ratio are both improved. They are widely used in the object detection field of low illumination environment, so characteristics like large photosensitive area, low dark current and zero tolerance for image lag are needed.
This paper analyzes and improves the performance of the large size pinned four-transistor active pixel applied in TDI CIS in terms of charge transfer and dark current. The performance of charge transfer of large size pixels at N buried layer and transmission gate are optimized respectively. The performance of charge transfer is optimized in N buried layer includes two aspects. One is insert a P-type implant layer during the process of forming the non-uniform doped N buried layer. The other is to optimize the photodiode layout as U-shaped to improve the charge transfer efficiency of pixel. Compared with the traditional pixel, the charge transfer efficiency of the above two optimized methods were increased by 2 times and 3.3 times respectively. And the transfer time is also shortened by 26% and 30% respectively. The charge transfer efficiency was increased by 9.5 times both in the process and layout optimization. The structure of the transmission gate is optimized. During the period of charge transfer and integration time, applying different voltages on the TX1 to achieve the purpose of improving the charge transfer efficiency. Compared with the traditional pixel, the tra
您可能关注的文档
- STR基因座复合扩增体系建立及其在造血干细胞移植嵌合体检测中的应用-临床检验诊断学专业论文.docx
- STS理念下的初中物理教学设计研究-学科教学(物理)专业论文.docx
- ST半导体电源部营销策略研究-工商管理专业论文.docx
- ST华科公司重组案例分析-会计学专业论文.docx
- ST华科公司重组案例研究-会计学专业论文.docx
- ST段抬高型心肌梗死患者急性期高血糖对近期预后的影响-内科学(心血管病)专业论文.docx
- ST段抬高急性心肌梗死急诊PCI术后早期T波倒置时间与脑钠肽水平的研究-内科学专业论文.docx
- ST能源集团重组战略下企业文化建设的调研报告-工商管理专业论文.docx
- SU2237的小肠吸收研究-药剂学专业论文.docx
- Sulfiredoxin基因敲低对HeLa细胞恶性生物学行为的影响-妇产科学(妇科肿瘤)专业论文.docx
- 文旅地产2025年融合发展模式优化与项目开发案例解析.docx
- 快递行业末端配送模式与快递行业数字化转型报告.docx
- 快递行业末端配送模式与快递行业政策环境分析报告.docx
- 2025年零工经济从业者权益保障:问题与对策研究热点报告.docx
- 快递行业末端配送模式与快递行业物流配送客户满意度提升报告.docx
- 单身群体消费特点2025年小型家电市场产品研发趋势分析.docx
- 中国宠物行业市场规模与发展潜力分析报告:2025年市场前景与增长策略.docx
- 快递行业末端配送模式与快递行业物流配送可持续发展报告.docx
- 物业意向合同协议.docx
- 湖南省湘一名校联盟2024-2025学年高一下学期4月期中地理试卷含答案.pdf
文档评论(0)