Quartus II 时序约束方法.ppt

  1. 1、本文档共223页,可阅读全部内容。
  2. 2、原创力文档(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。
  3. 3、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载
  4. 4、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
查看更多
* These undefined clocks could be purposefully or accidentally created. For example, a “clock” could have been created due to incorrect HDL coding. * * Now we are going to check what SDC timing constraints we would apply to the following design situations. * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * Now we are going to fo through most of the paths you will have in your design and see check what SDC timing constraints we would apply to these situations. * Clocks are not actual physical locations in the design. They represent signal characteristics applied to a point in the design. Virtual clocks would be used, for example, if you are driving data off chip to an external device running on a different clock. You can specify the I/O timing in relation to that external clock, so that you can analyze timing between your design and the other device. If you only constrained only your clocks, then all internal logic would in effect be constrained. I/O require more information. The complexity of the design would determine how well simple con * * * * * Ex. 1 – Port clk_in has a clock applied to it named clk_50 that has a period of 20 ns. Ex. 2 – Port sysclk has a clock applied to it named sysclk that has a period of 10 ns, but a duty cycle of 60%. * * * * * * * * * * * * * * Use early and late to indicate maximum and minimum PCB propagation delay times. * * * * * * * * * * * * * * * * * * Truly asynchronous paths cannot be analyzed for timing * * Speaker Note: “no sep model for rise / fall means that the slower is defined for slow corner model then the fast model (for stratix is defined by scaling that model. This means that the actual fastest path (rise or fall) may not be captured. Guardbanding is very important to catch this. * * * This section is provided as a quick review. The idea is that the students have already attended the Quartus II training showing how to use TimeQuest. If they have not, then you can refer to the detailed slides in th

文档评论(0)

jixujianchi + 关注
实名认证
内容提供者

该用户很懒,什么也没介绍

1亿VIP精品文档

相关文档