国嵌课程参考参考2芯片ixp1200 datasheet.pdf

  1. 1、本文档共144页,可阅读全部内容。
  2. 2、原创力文档(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。
  3. 3、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载
  4. 4、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
查看更多
® Intel IXP1200 Network Processor Datasheet Product Features The Intel® IXP1200 Network Processor delivers high-performance processing power and flexibility to a wide variety of LAN and telecommunications products. Distinguishing features of the IXP1200 are the performance of ASIC hardware along with programmability of a microprocessor. Applications Industry Standard 64-bit SDRAM Interface — Multi-layer LAN Switches — Peak bandwidth of up to 928 Mbytes/sec — Multi-protoco lecommunications Products — Address up to 256 Mbytes of SDRAM — Broadband Cable Products — Memory bandwidth improvement through — Remote Access Devices bank switching — Intelligent PCI adapters — Read-modify-write support Integrated StrongARM Core — Byte aligner/merger — High-performance, low-power, 32-bit Industry Standard 32-bit SRAM Interface Embedded RISC processor — Peak bandwidth of up to 464 Mbytes/sec — 16 Kbyte instruction cache — Address up to 8 Mbytes of SRAM — 8 Kbyte data cache — Up to 8 Mbytes FlashROM for booting — 512 byte mini-cache for data that is used once StrongARM Core and then discarded — Supports atomic push/pop operations — Write buffer — Supports atomic bit set and bit clear — Memory management unit operations — Access to IXP1200 FBI Unit, PCI Unit and — Memory bandwidth imporvement by reduced

文档评论(0)

136****1820 + 关注
实名认证
内容提供者

该用户很懒,什么也没介绍

1亿VIP精品文档

相关文档