讲稿数字电子技术chapter.pptx

  1. 1、原创力文档(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。。
  2. 2、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载
  3. 3、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
查看更多
Chapter 8 Flip-Flops and Related Devices触发器以及相关设备ObjectivesLatches(锁存器)Edge-triggered Flip-Flops(边沿触发器)S-R FFD FFJ-K FFT FFLogic circuitsCombinational Circuits(组合电路)Sequential Circuits(时序电路)Basic BlockFlip-FlopsProblem Design a network to control a lamp from two push button switches labeled S and R. If we push switch S the light should turn on. If we then release S, the light should stay on. If we push switch R, the lamp should turn off and stay off after releasing R. Assume that both S and R are not pushed at the same time.SolutionRSX=0SolutionRSXQ0010010110101100Q=08.1 Latches(锁存器)The latch is a type of temporary device that has two stable states (bistable) and is normally placed in a category separate from that of flip-flops. The difference between latches and flip-flops is the method used for changing their states.LatchesS-R (Set-Reset) LatchD (Delay) LatchJ-K LatchT (Toggle) Latch1 S-R (Set-Reset) Latch**Truth Table(真值表)101101??0111Invalid ResetInvalid ResetSetTiming diagramQ=0_ “0”, remember “0”Q=1Q=1_ “1”, remember “1”Q=0Memory FunctionR=1;S=0; S=1;R=0;Used to store 1 bit binary numberBi-stableLogic SymbolApplication Example74LS279The Gated S-R Latch(门控S-R锁存器)EN: control the time when the inputs S and R can control the output. (Level-triggered)ComparisonR S QER S Q1 10X X0 11 010 01 00 110 11 00 011 00 111 1??2 The Gated D LatchExample74LS750111DDDDQQQQ1011ENENENENApplication example: Latches for temporary data storage8.2 Edge-triggered Flip-Flops 边沿触发的触发器Flip-flops are synchronous bi-stable devices. The term synchronous means that the output changes state only at a specified point on a triggering input called the clock (CLK) is designated as a control input C. i.e., changes in the output occur in synchronous with the clock.An edge-triggered flip-flop changes state either at the positive edge (rising edge) or at the negative edge (falling edge) of the clock pulse and is sensit

文档评论(0)

158****9376 + 关注
实名认证
内容提供者

该用户很懒,什么也没介绍

1亿VIP精品文档

相关文档