verilog_slides设计使用手册.pdfVIP

Overview of Verilog HDL Sunil Maloo October 14, 1998 Sunil Maloo Verilog Presentation 1 Verilog HDL What is Verilog? ➥ Verilog HDL is a Hardware Description Language (HDL) ➥ Verilog HDL allows describe designs at a high level of abstraction as well as the lower implementation levels ➥ Primary use of HDLs is the simulation of designs ➥ Verilog is a discrete event time simulator What is