基于FPGA实现可变模全数字锁相环.pdfVIP

2012 4 Vol.27 No. 4 27 4 TRANSACTIONS OF CHINA ELECTROTECHNICAL SOCIETY Apr. 2012 FPGA 100084 Quartus FPGA FPGA TM464 FPGA Based Ratio Changeable All Digital Phase-Locked-Loop Xiao Shuai Sun Jianbo Geng Hua Wu Jian Tsinghua University Beijing 100084 China Abstract The paper proposes an all digital phase-locked-loop (ADPLL) with a ratio changeable divider. Compared to the conventional one, because of the divider with a changeable ratio, the proposed ADPLL features variable central frequency thus having a wide track-in range. A feed-forward control loop is also integrated into the proposed ADPLL to decrease the pull-in time. By employing the Proportional-Integral (PI) structure based loop filter, the output phase of the ADPLL has no static error and small output jittering. The performance and parameter dependency are analyzed based on the small signal model of the ADPLL in the paper. After that, the ADPLL is evaluated with the Quartus II based simulations and FPGA based experiments. The results show that the proposed ADPLL has a large track-in range, short pull-in time and high accuracy, and can be applied to the system with fast synchronization requirements, such as grid-connected power converters. Keywords All digital phase-locked loop, PI