a fast model for analysis and improvement of gate-level circuit reliability论文.pdfVIP

  • 5
  • 0
  • 约10.46万字
  • 约 9页
  • 2017-08-17 发布于湖北
  • 举报

a fast model for analysis and improvement of gate-level circuit reliability论文.pdf

INTEGRATION, the VLSI journal 50 (2015) 107–115 Contents lists available at ScienceDirect INTEGRATION, the VLSI journal journal homepage: /locate/vlsi A fast model for analysis and improvement of gate-level circuit reliability Chunhong Chen n, Ran Xiao Department of Electrical and Computer Engineering, University of Windsor, Ontario, Canada N9B 3P4 a r

您可能关注的文档

文档评论(0)

1亿VIP精品文档

相关文档