An Introduction to Electronic System Level Design.ppt

An Introduction to Electronic System Level Design.ppt

  1. 1、原创力文档(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。。
  2. 2、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载
  3. 3、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
查看更多
An Introduction to Electronic System Level Design.ppt

An Introduction to Electronic System Level Design 錢偉德 國家晶片及系統中心設計服務組 清大資工系視訊通訊研究室 Trend HW Problems HW is getting more complicated: Multiple processors/autonomous engines for parallelism Sophisticated algorithms for acceleration High throughput and low latency Management of dynamic and static power Smaller chip size SW Problems SW becomes a massive task: SW/HW engineer ratios: Multimedia – 2:1 Networking --3:1 Wireless – 4:1 Need to ensure HW spec is what they want. Need to program for the complicated HW. 80% design is determined when 20% into the project. So better do it earlier. Design Team Hardware Team Components, devices, memory Glue logic, clock tree, bus, PLL, etc. FW/SW Team Device drivers RTOS, application porting System Team Application/algorithm analysis Architecture design System Team Comprehend the system at transaction level Application oriented It is good to understand hardware designing, but it is not a must-to-have. Solve big problems at the design phase, not the verification phase System Design Flow Algorithm Architecture Design Algorithm Design Dataflow Analysis Memory access Low-power Architecture Design Memory infrastructure Bus architecture IP Reuse Cache/DMA Multi-Vdd/Multi-Frequency Platform design Performance evaluation Multi-Core SoC Design Flow Algorithm Design Architecture Design Cycle-Accurate System Modeling Transaction-Level and Cycle-Accurate Modeling RTL Design High-Level Synthesis FPGA Implementation Logic Synthesis Place Route Signal Integrity/IR Drop Typical Project Schedule Time to Market HW/SW Co-design Benefits Simulation Speed Issue To be categorized as a system-level language, the simulation SPEED is the key. The simulation speed should take no 1,000 time slower than the real HW. In another word, 1 second of HW execution time equals 16 minutes and 40 seconds simulation time. To achieve this kind of performance, the system is best modeled in transaction level. Solution: Virtual Platform High-Speed Simulation SystemC-Based M

文档评论(0)

shengyp + 关注
实名认证
内容提供者

该用户很懒,什么也没介绍

1亿VIP精品文档

相关文档