for the assignment problem. In XIII Brazilian Operations Research Symposium,.pdfVIP

下载本文档

1
0
约3.87万字
约 15页
2015-09-27 发布于重庆
举报
版权申诉

for the assignment problem. In XIII Brazilian Operations Research Symposium,.pdf

1、本文档共15页，可阅读全部内容。
2、原创力文档（book118）网站文档一经付费（服务费），不意味着购买了该文档的版权，仅供个人/单位学习、研究之用，不得用于商业用途，未经授权，严禁复制、发行、汇编、翻译或者网络传播等，侵权必究。
3、本站所有内容均由合作方或网友上传，本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺！文档内容仅供研究参考，付费前请自行鉴别。如您付费，意味着您自己接受本站规则且自行承担风险，本站不退款、不进行额外附加服务；查看《如何避免下载的几个坑》。如果您已付费下载过本站文档，您可以点击这里二次下载。
4、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等，请点击“版权申诉”（推荐），也可以打举报电话：400-050-0827(电话支持时间：9:00-18:30)。
5、该文档为VIP文档，如果想要下载，成为VIP会员后，下载免费。
6、成为VIP后，下载本文档将扣除1次下载权益。下载后，不支持退款、换文档。如有疑问请联系我们。
7、成为VIP后，您将拥有八大权益，权益包括：VIP文档下载权益、阅读免打扰、文档格式转换、高级专利检索、专属身份标志、高级客服、多端互通、版权登记。
8、VIP文档为合作方或网友上传，每下载1次，网站将根据用户上传文档的质量评分、类型等，对文档贡献者给予高额补贴、流量扶持。如果你也想贡献VIP文档。上传文档

for the assignment problem. In XIII Brazilian Operations Research Symposium,

Bibliography of Mauricio G.C. Resende (Updated: May 14, 2007) References [1] M.G.C. Resende. Implementation and testing of a primal-dual algorithm for the assignment problem. In XIII Brazilian Operations Research Sym- posium, pages 284–299, October 1980. In Portuguese. [2] R.E. Campello, L.H. Coutinho, and M.G.C. Resende. A generation dis- patching system for the analysis of transmission and energy interchange in Brazil. Chilean J. of Systems Engineering, 4:45–68, 1984. In Spanish. [3] M.G.C. Resende. Computer simulation of semiconductor wafer fabrica- tion. Technical Report ORC 86-14, Operations Research Center, Univer- sity of California, Berkeley, CA, December 1985. [4] M.G.C. Resende. A computer program for reliability evaluation of large- scale networks via polygon-to-chain reductions. IEEE Transactions on Reliability, R-35:24–29, 1986. [5] C.R. Glassey and M.G.C. Resende. Seeking an optimally balanced dis- patching rule for semiconductor wafer fabrication. J. Electrochemical So- ciety, 133:C327–C327, 1986. [6] M.G.C. Resende. Shop ﬂoor scheduling of semiconductor wafer manufac- turing. PhD thesis, University of California, Berkeley, CA, August 1987. [7] C.R. Glassey and M.G.C. Resende. Closed-loop job release control for VLSI circuit manufacturing. IEEE Transactions on Semiconductor Man- ufacturing, 1:36–46, 1988. [8] C.R. Glassey and M.G.C. Resende. A scheduling rule for job release in semiconductor fabrication. Operations Research Letters, 7:213–217, 1988. 1 [9] R.A. Zuanich, D.F. Ruﬀcorn, and M.G.C. Resende. Beyond the spreadsheet– Wafer production planning with start demand ra