DesignoffrequenceandanglemeasurementsystembasedonFFTandMonbitreceiver.docVIP

DesignoffrequenceandanglemeasurementsystembasedonFFTandMonbitreceiver.doc

  1. 1、本文档共7页,可阅读全部内容。
  2. 2、原创力文档(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。
  3. 3、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载
  4. 4、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
  5. 5、该文档为VIP文档,如果想要下载,成为VIP会员后,下载免费。
  6. 6、成为VIP后,下载本文档将扣除1次下载权益。下载后,不支持退款、换文档。如有疑问请联系我们
  7. 7、成为VIP后,您将拥有八大权益,权益包括:VIP文档下载权益、阅读免打扰、文档格式转换、高级专利检索、专属身份标志、高级客服、多端互通、版权登记。
  8. 8、VIP文档为合作方或网友上传,每下载1次, 网站将根据用户上传文档的质量评分、类型等,对文档贡献者给予高额补贴、流量扶持。如果你也想贡献VIP文档。上传文档
查看更多
DesignoffrequenceandanglemeasurementsystembasedonFFTandMonbitreceiver

Design of frequence and angle measurement system based on FFT and Monbit receiver Zhang xiuqing1 An guochen2 Wang xiaojun3 Institute of Information Science Engineering, Hebei University of Science Technology, Shijiazhuang, 050054,China. Keyword:Digital Pulse Compression (DPC); Fast Fourier Transform (FFT); Monbit receiver Abstract. In this paper, a design method of high-speed, real-time digital pulse compression module based on Xilinx FPGA devices and Monbit receiver is introduced. A novel changeable-points of 256 or 1024 for three channels Digital Pulse Compression(DPC) with realizing FFT , complex-multiplication and IFFT function are presented which is accomplished by FPGA. A top-down flow has been used in the system. The whole design, which characters high stability, small logic resource occupation, low power consumption, is implemented with only one chip of FPGA XC2V500-5 for one channel. It takes 73.31us to complete a 1024-point DPC. Compared with the MATLAB simulation results, our module can accomplish function of 32k points digital pulse compression of 200MSPS throughput. Introduction According to the theory of radar resolution, in order to distance the role of the radar, while the distance with high accuracy, good distance and speed resolution. The radar transmitted signal must be high-bandwidth and long pulses. Pulse compression process is the large time-bandwidth of the signal at the receiver volume during a match filtering or mismatch filtering, and re-adjusting the signals relative phase of each frequency component to get the narrow pulse signal, thereby enhancing the radar range resolution and ranging accuracy. This paper presents a FPGA digital pulse processor based on time domain, a digital pulse compression in frequency domain can complete the three-channel variable points, with the use of flexible, easy functionality expansion and low cost. 1. Frequency domain digital pulse compression algorithm Digital pulse compression refers to the receiv

文档评论(0)

zhanghc + 关注
实名认证
文档贡献者

该用户很懒,什么也没介绍

1亿VIP精品文档

相关文档