lyxCOA大题总复习简化讲述.pptVIP

  1. 1、原创力文档(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。。
  2. 2、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载
  3. 3、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
  4. 4、该文档为VIP文档,如果想要下载,成为VIP会员后,下载免费。
  5. 5、成为VIP后,下载本文档将扣除1次下载权益。下载后,不支持退款、换文档。如有疑问请联系我们
  6. 6、成为VIP后,您将拥有八大权益,权益包括:VIP文档下载权益、阅读免打扰、文档格式转换、高级专利检索、专属身份标志、高级客服、多端互通、版权登记。
  7. 7、VIP文档为合作方或网友上传,每下载1次, 网站将根据用户上传文档的质量评分、类型等,对文档贡献者给予高额补贴、流量扶持。如果你也想贡献VIP文档。上传文档
查看更多
lyxCOA大题总复习简化讲述

William Stallings Computer Organization and Architecture 8th Edition 总复习_简化版 §17 MESI protocol MESI协议 Four states P642 (1) Modified (修改态 :只有此cache中数据行是有效 的) —The line in the cache has been modified(different from main memory) and is available only in this cache (2) Exclusive (排他态或独有态 :只有此cache和memory中有有效数据 ) — the line in the cache is the same as that in main memory and is not present in any other cache (3) Shared (共享态 :两个或更多个cache和memory中有有效数据 ) —the line in the cache is the same as that in main memory and may be present in another cache (4) Invalid (无效态 :没有有效的数据或没有此数据) —the line in the cache does not contain valid data Operations: (1) Read miss 读未命中 (2) Read hit 读命中 (最简单的) (3) Write miss 写未命中 (4) Write hit 写命中 提示:(1)如果有效数据在自己的cache中 = 命中 Modified ,Exclusive or Shared (2)有效数据不在自己的cache中 = 未命中 Invalid 1. Read miss 2. Read hit For example1 In multi-processor systems, MESI protocol is used to solve the problem of cache coherence. Questions: (1) This is the case of ________________. (2) Please complete this figure. (3) With this case , please fill best answers into following table. For example2 In multi-processor systems, MESI protocol is used to solve the problem of cache coherence. Describe simply the events when READ MISS and WRITE HIT and Draw the state transition diagram. Note: (三步曲) -- state in beginning 开始时状态 -- action 动作 -- state in end 结束时状态 见作业参考答案 For example3 In MESI protocol , READ MISS, initiating in invalid and snooping in modified, fill in the following table. §15 micro operations 微操作 (1)Fetch cycle: t1: (PC) - MAR t2: (MAR) Memory read Memory t3: Memory MBR t4: (MBR) - IR (PC) +1 - PC (Maybe happen in t2,t3

文档评论(0)

麻将 + 关注
实名认证
文档贡献者

该用户很懒,什么也没介绍

1亿VIP精品文档

相关文档